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Abstract
Ultra-Wideband (UWB) technology is expected to become one of the key
main-stream communication platforms for the coming decades. At the same
time, the demand for low-cost and compact implementations of wireless
systems makes Complementary Metal-Oxide Semiconductor (CMOS) one
of the most promising technologies for the development of such single chip
UWB systems. However, UWB systems are sensitive to noise owing to the
ultra wideband nature and low power spectral density of the signal. Using
CMOS to implement UWB systems makes the situation even worse as it
brings along another noise issue, substrate noise. To solve this problem, the
substrate noise has to be characterized and subsequently efficient strategies
for cancellation/suppression have to be developed. The main goal of this
research work is to study substrate noise related issues in mixed-signal in-
tegrated circuits, focusing on ultra wide band (UWB) systems, and to find
mitigating solutions for those issues.
To provide reliable measurement results for the validation of proposed mod-
els and noise suppression techniques, a measurement method suitable for
measuring wide band substrate noise is proposed. The method relies on a
passive fixture based on ohmic contacts and a layout that makes it suitable
for on-wafer measurement using ground-signal-ground probes. The parasitic
components affecting the measurement are investigated by EM simulations
and measurements. Test chips are designed using a 0.18 µm lightly doped
CMOS process to evaluate the performance of the fixture. Several practi-
cal design rules for reducing the parasitical effects are concluded based on
measurement results.
An experimental impact evaluation of substrate noise on an UWB LNA has
been conducted, aiming to find out the mechanism by which the substrate
noise affects the UWB sensitive circuits. The measured results reveal the
significant performance (noise figure) deterioration of the UWB LNA due
to substrate noise issues.
A novel analytical model for the switching noise generated by individual
inverters is proposed. Based on the proposed model, the spectrum envelope
of the substrate noise can be predicted in the early design stage. This has
been verified by the measured results from a test chip implemented using
a standard 0.18 µm CMOS process. In addition, statistical methods have
been used to analyze the noise features of large scale digital blocks. The
random switching activities of digital circuits leads to variable time delays
and amplitude fluctuations of substrate noise, which can be equivalently
modeled as multi-path fading. Therefore, the frequency selective feature of
the substrate noise is modeled using the propagating delay of the digital
circuits. MATLAB and SPICE simulation results have shown supports for
this.
In the analysis of suppression methods both active and passive strategies
are considered. Based on the substrate noise model developed in this work
a novel active noise suppression technique is proposed. In this technique,
an active spectrum shaping section is used to generate extra switching cur-
rents to modify the shape of the original switching noise in both time and
frequency domain. The relative time delays of these switching currents to
the original switching current are realized by controllable delay lines. The
pulse widths and magnitudes of the switching currents are also control-
lable. By manipulating the extra switching currents, the spectrum of the
total switching noise can be shaped to have a suppressed magnitude at de-
sired frequencies.
In addition, analytical modeling of guard rings for substrate noise isolation
in lightly doped substrates is presented. A resistive T-network is proposed
to characterize the aggressor-guard ring-victim layout, and closed form ex-
pressions for the calculation of spreading resistances in the network are
presented. Using this model the effects of the layout parameters can be
taken into account during the pre-layout design phase, and the isolation
performance of the design can be accurately predicted.
Preface
This dissertation is submitted to the Faculty of Engineering, Science and
Medicine at Aalborg University in partial fulfillment of the requirements
for the PhD degree. The work was carried out in the Technology Platforms
Section (TPS), Department of Electronic Systems, Aalborg University.
The PhD work documented in this thesis represents the principal part of
a research project “On-Chip Noise Coupling Issues for High Sensitivity,
Short Range Ultra-Wide Band Communication System Implementations in
Standard CMOS Technology” supported by the Danish Research Council
for Technology and Production Sciences under the Grant 274-05-0491. The
main goal of the project is to devise a strategy for dealing with substrate
carried background noise in ultra-wideband systems. This goal is further
broken into four research tasks: (1) measurement, (2) impact evaluation,
(3) modeling and (4) suppression of substrate noise. During this work sci-
entific contributions have been achieved in each of the four aspects. Here
the author would like to emphasize three of them while a complete list of
the scientific contributions is provided in conclusion. Firstly, an analytical
model for switching noise in simple digital circuits is proposed. The model is
easy to implement and provides insight into the generation and propagation
of substrate noise. Secondly, a compact model of guard rings for substrate
noise suppression is proposed. The model features accurate prediction of
noise suppression performance of P+guard rings. The third contribution
relates to an active noise suppression method based on spectrum shaping
of the switching noise. The proposed method holds great potential for in-
tegration into IP cells, which is attractive for SOC designs based on IP cells.
In addition to this thesis, the PhD work has resulted in a number of publi-
cations [1–7], which are reprinted in appendix A.
Ming Shen May 2010
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Chapter 1
Introduction
1.1 Background
The semiconductor industry has made huge progress in the past years with rapid devel-
opment of communication equipment, computing technology, and portable electronic
devices. The device density, as well as the system performance are still obeying Moore’s
law, which states that the transistor density of integrated circuits doubles every 2
years [8]. Driven by the market demands of more powerful functionality and lower
costs, technology scaling has enabled the integration of more and more functionalities
on a single chip.
However, the design of mixed-signal system on chips (SoCs) faces a great number of
challenges. One of the most severe challenges is from substrate noise. Since SoCs
integrate sensitive analog/RF circuits on the same die with high-speed digital process-
ing circuits, the switching noise produced by the digital circuits can easily propagate
through substrate and power supply rails to the analog/RF circuits, degrading their
performance. The problem remains challenging as more and more digital functional-
ities (more noise generated) and more efficient transmission schemes (more sensitive)
are combined for the market demands. Due to the ultra wideband nature and low
power spectral density of the signal, the impact of substrate noise on UWB circuits is
expected to be more detrimental than narrow band circuits. To overcome these prob-
lems, the substrate noise has to be characterized and subsequently efficient strategies
for cancellation/suppression have to be developed.
1.2 Origin and coupling of switching noise
The substrate noise generation and injection mechanisms of a CMOS inverter imple-
mented in a lightly doped process may be illustrated based on Fig. 1.1, which includes
1
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(1) power/ground contacts to bulk coupling, (2) source/drain to bulk capacitive cou-
pling and (3) impact ionization. A lumped element circuit model of the substrate is
also given in the figure.
n+ n+ p+ p+
p- substrate
LsRs
Ld Rd
p+ n+
N-Well
Cd
Vsub t
Rb
Rob
Vdd
Noise observation point
Vin t
Vout t
11 2 2 2 2
3
3
CL
Figure 1.1: The cross-section view of a CMOS inverter stage and the equivalent circuit
of the coupling mechanisms of substrate noise.
Unlike heavily doped substrates, where the substrate can be treated as a single node,
the lightly doped bulk has to be modelled as a resistive network [9–11]. The N-well is
modelled as one single node owing to its comparatively higher conductivity than the
bulk. Among the coupling mechanisms shown in Fig. 1.1, the couplings through the
power supply and ground contacts (the n+ node of the PMOS and the p+ node of the
NMOS respectively) dominate the injection effects [9, 12]. Thus the source/drain to
bulk capacitive coupling and the impact ionization are neglected in the studies of this
dissertation.
Digital blocks usually have big size inverter stages to buffer outputs. When many
digital blocks are integrated on the same die, there is a higher probability for these
inverters to switch simultaneously. All of these switching noises are injected into the
substrate or the interconnects. Fig. 1.2 shows such a propagation and coupling of
the switching noise from the digital block to the sensitive analog/RF circuits. As the
analog/RF circuits are sharing the same die and even the same on-chip ground, the
substrate noise can be coupled either from the substrate or the power rails from digital
circuit to analog/RF circuits. The coupled substrate noise could lead to a significant
performance deterioration of the analog/RF circuit, such as degraded noise figures of
low noise amplifiers. The main goal of this PhD project is to study substrate noise
related issues in mixed-signal integrated circuits, focusing on ultra wide band (UWB)
systems, and to find mitigation solutions for those issues. To reach this goal the project
has been broken down into four research topics/tasks: (1) measurement, (2) impact
evaluation, (3) modeling and (4) suppression of substrate noise. The relationship of
the tasks is shown in Fig. 1.3. All four tasks have been pursued with UWB systems
implemented using standard CMOS technologies in mind. The measurement task was
to evaluate and, if needed, propose new suitable methods for conducting wide band
measurements of substrate noise. Task two is to evaluate the nature of the substrate
2
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Figure 1.2: The coupling mechanisms of substrate noise from digital block to sensitive
analog/RF circuits.
noise and to determine how severely it impacts UWB circuits, and the modeling task
aimed to characterize the links between the substrate noise and key circuit parameters
(i.e., DC supply voltage, clock frequency and circuit size) of the noise generating digital
circuits. The fourth task was targeting the suppression of substrate noise and how to
efficiently implement such measures.
Substrate noise related 
issues in mixed-signal 
ICs  (This project)
 Task 2
Impact evaluation of 
substrate noise on 
analog/RF circuits
Task 3
Modeling of substrate 
noise
Task 4
Isolation and 
suppression of 
substrate noise
Task 1
Measurement of 
substrate noise
Figure 1.3: The task breakdown chart of this PhD project.
1.3 The organization of the dissertation
The work presented in this thesis deals with four different but tightly linked areas:
measurement, impact evaluation, modeling and suppression of substrate noise. This is
also reflected in the structure of the thesis.
Chapter 2 presents a measurement method for measuring substrate carried noise for
lightly doped substrates within the UWB frequency band. The method is a passive
fixture built based on ohmic contacts and suitable for on-wafer measurement using
ground-signal-ground probes. The parasitic components affecting the measurement
are investigated by EM simulations and measurements. Test chips are designed using
3
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a 0.18 µm lightly doped CMOS process to evaluate the performance of the fixture.
Several practical design rules for reducing the parasitical effects are concluded based
on measurement results. As an example of the usability of the proposed method,
switching noise measurements are presented for a switch-mode class-E PA and a digital
block consisting of inverter chains.
Chapter 3 experimentally investigates the characteristics of substrate noise in a wide
frequency band from DC to 10 GHz. Another aim is to evaluate the impact of substrate
noise on sensitive wide band RF circuits, and to determine to what extent this is
affected in the presence of substrate noise. The vehicle used for the investigation is a
1-5 GHz low-noise amplifier (LNA) for UWB systems. It is shown by the results that
the substrate noise can drastically deteriorate the performance of the UWB LNA in
terms of noise figure.
Chapter 4 presents two modeling methods for switching noise of simple digital circuits
and large scale digital blocks, respectively. The switching noise generated by individual
inverters is analytically investigated. An analytical model, named the GAP model is
proposed to characterize the switching noise of individual inverters. The model is
validated by both SPICE simulations and the measured results obtained from a test
chip fabricated in a lightly doped CMOS process. The simulated and measured results
are in good agreement with the proposed model. As the GAP is suitable for simple
circuit, the modeling method based on statistic analysis for large scale digital circuits
is proposed as well. The method is verified by Matlab and SPICE simulation results.
Chapter 5 presents an active suppression technique for substrate noise in mixed-signal
ICs. The analytical modeling of guard rings for substrate noise isolation in lightly
doped substrates is also proposed. In the proposed active suppression technique, an
active spectrum shaping section is used to generate extra switching currents to modify
the shape of the original switching noise in both time domain and frequency domain.
The relative time delays of these switching currents to the original switching current
are realized by controllable delay lines. The pulse widths and magnitudes of the switch-
ing currents are also controllable. By manipulating the extra switching currents, the
spectrum of the total switching noise can be shaped to have a suppressed magnitude at
desired frequencies. In the work of the analytical modeling of guard rings for substrate
noise isolation, the goal is to find a simple yet accurate model describing P+ guard
rings. A resistive T-network is proposed in this work, and closed form expressions for
the calculation of spreading resistance in the network are presented. Using this model
the effects of the layout parameters can be taken into account during the pre-layout
design phase, and the isolation performance of the design can be accurately predicted.
Chapter 6 draws conclusions and provides suggestions for the future work in substrate
noise related research.
4
Chapter 2
Methods for Substrate Noise
Measurement
2.1 Introduction
Measurement of substrate noise is a mandatory procedure needed either for the veri-
fication of noise coupling models or for the evaluation of noise strength. While it is
not easy to conceptualize the coupling through the substrate, it is even more difficult
to measure this noise in any real circuit. A reckless measurement of substrate noise
without fine designed measurement methods could cause big measurement errors or
even could lead to a completely wrong conclusion. It is known and has been reported
that most energy of substrate noise is located at low frequencies. At the same time, the
power spectral density of substrate noise can extend to frequency band at several GHz.
As the switching speed of digital circuits increases, the power spectral density (PSD)
of substrate noise moves to even higher frequencies. Thus measurement band must be
wide enough to cover most of the spectral components of the substrate noise. This is
especially important for analog/RF IC designers, to whom the most useful informa-
tion is the power spectral density of the substrate noise. Moreover, substrate noise is
usually very weak. This indicates that the measurement method should be capable
of capturing weak signals without generating extra switching noise comparable to the
original substrate noise.
A number of effort has been made to find substrate noise measurement methods in
the past years [2, 9–11, 13–28]. The reported studies attempt to address the problem
of substrate noise measurement from different perspectives. Some try to verify the
coupling model of the substrate [10,13]. Some focus on heavily doped CMOS or other
integrated circuit processes [9,14,15]. Some investigate the waveforms or narrow band
PSD of substrate noise [20] while others propose complicated circuits or devices as
substrate noise sensors [16–19, 21–28]. But they can be generally categorized into two
groups. One is the active methods [9,10,14,16–28]. Another is the passive measurement
5
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approaches [2, 11, 13, 15]. Active methods use active noise sensors to detect substrate
noise. The sensors could be voltage comparators, transistors using back-gate voltage
control and differential low noise amplifiers. Usually active methods provide a positive
gain to amplify and thus observe more substrate noise. However, the use of active
devices in the measurement increases the parasitical components. These parasitical
components can significantly limit the measurement band. For example, the series
capacitance in the measurement fixture makes it difficult to measure substrate noise
close to DC. Moreover, the active measurement circuits could generate extra noise
and contaminate the measured results. This is especially true when analog to digital
converters or digital counters are used. For passive approaches, they usually involve the
use of ohmic contacts. Since no active circuits are used the passive methods have the
advantage of introducing no extra noise into the measured results. And they generally
have broad measurement band because there are much less parasitical components in
the fixture than that in the active approaches. However, the passive methods is usually
lossy, which makes it unsuitable for the measurement of extremely low substrate noise.
In the previous work few publications have investigated an appropriate wide band
measurement method for measuring substrate noise in UWB systems implemented
using lightly doped CMOS processes.
This chapter presents a measurement fixture suitable for measuring substrate carried
noise for lightly doped substrates within the UWB frequency band. The presented
method is a passive fixture based on ohmic contacts and suitable for on-wafer mea-
surement using ground-signal-ground probes. The parasitic components effecting the
measurement are investigated by EM simulations and measurements. Test chips are
designed using a 0.18 µm lightly doped CMOS process to evaluate the performance of
the fixture. Several practical design rules for reducing the parasitical effects are con-
cluded based on measurement results. As an example of the usability of the proposed
method, switching noise measurements are presented for a switch-mode class-E PA and
a digital block consisting of inverter chains.
This chapter is organized as follows. Section 2.2 presents the proposed substrate noise
measurement methods. Section 2.3 presents the verification of the proposed methods
and the evaluation of the the parasitic effects in the measurement fixture. Section 2.4
presents the practical application cases of the proposed measurement methods. Section
2.5 presents an improved fixture, and section 2.6 draws the conclusion.
2.2 Proposed passive substrate noise measurement method
To experimentally investigate the substrate noise in an UWB system, the measurement
setup must have a sufficiently wide measurement bandwidth. It is therefore important
to avoid introducing complicated parasitic components or devices in the measurement
setup, which can dramatically affect the measurement results. The presented substrate
6
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noise measurement fixture, also refereed to as the substrate noise detector, is designed
based on a modified GSG pad structure composed of two 85×85 µm ground pads and
one 85×85 µm signal pad. The center-to-center distance between the signal pad and
each ground pad is 150 µm. Thus, no extra fixture apart from a GSG probe is needed
for the measurement of the substrate noise. The cross section view of the fixture is
shown in Fig. 2.1.
R1
Cpad
P substrate
S
P+Cpad
R2R2
G
Rsub
RtipRtip Rtip
G
S GG
G-S-G probe
Oxide
Metal1
Figure 2.1: Cross-section view and the equivalent circuit of the substrate noise measure-
ment fixture.
For simplicity only one metal layer, the Metal 1 layer, is shown here. In the actual
setup all metal layers are connected to the top metal layer. Fig. 2.1 also shows the
equivalent circuit model of the substrate noise measurement fixture. Rtip is used to
model the contact resistance associated with the probing. The Metal 1 ground pad
and the substrate is isolated by the oxide layer which comprises the oxide capacitance
that is modeled by Cpad. The capacitance between the signal pad and the ground pad
is significantly smaller than Cpad and thus neglected. It should be noticed that Cpad
is the only reactive component in the model, and the bandwidth of the measurement
fixture is closely related to its value. Its value can be approximately calculated from
the oxide thickness and the pad dimensions by
Cpad = W × L×
εox
tox
, (2.1)
where W, L are the width and the length of the pad respectively, and εox and tox are
the permittivity and thickness of the oxide layer between the pads and the substrate,
respectively. For lightly doped processes, the substrate can not be treated as one single
node like the case is for heavily doped substrates [9]. To account for this, R1, R2, Csub
and Rsub are added to form a simplified network model of the substrate. R1 and R2
are used to model the spreading resistance of the substrate below the signal pad and
7
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the ground pad. Rsub and Csub are used to model the resistive and capacitive coupling
between the substrate noise source and the measurement fixture. The values of R1, R2
and Rsub are difficult to precisely estimate from available parameters and are therefore
derived from experimental data.
2.3 Evaluation of parasitic effects
In practical measurements of substrate noise, the substrate noise propagating from
the noise source to the measurement point experiences attenuation and distortion.
Distance-based substrate resistance and capacitive coupling between the substrate and
the ground of the measurement setup are two key factors responsible for these effects.
In order to obtain accurate measurements of the substrate noise, it is necessary to study
the effects of such parasitics.
Based on the substrate noise measurement fixture in Sect. 2.2 a test chip has been
designed to evaluate the effects of distance-based substrate resistance and the capacitive
coupling between the substrate and Metal 1 ground. Fig. 2.2 shows the topology of
the test chip.
Metal_1
Metal_1G
S
G
G
S
G
G
S
G
G
S
G
230   m 300   m 300   m
A B C D
Figure 2.2: Topology of the test structure for evaluation of parasitical effects.
Four substrate noise detectors (denoted A, B, C and D) are placed with separating
distances of 230, 300 and 300 µm, respectively. For each signal pad and ground pad,
all the available metal layers from Metal 1 to Metal 6 are connected. Two wide metal
strip lines composed of Metal 1 connect ground pads of the substrate noise detectors to
produce capacitive coupling between the substrate and the ground of the measurement
setup.
Fig. 2.3 shows an equivalent circuit model of the test structure. Here, there are four
sub-circuit networks indicated by four dashed squares. Network 1 and 2 are models
of the substrate noise detectors at port 1 and port 2, respectively. Network 3 is the
model of the forward coupling network between the two measurement ports, including
resistive coupling and capacitive coupling. Network 4, composed of Cstrip, R3 and
Lstrip, is used to model the coupling between the Metal 1 ground strip lines and the
8
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R2
Port 1
Cpad
Rtip R1
Rsub
Csub
Rtip
R3
Cstrip
R2
Cpad
RtipR1
Rtip
R3
Cstrip
Port 2
3
1 2
4Lstrip
Figure 2.3: The equivalent circuit model of the test structure in Fig. 2.2.
substrate. Similar to Cpad in the model of the noise detector, Cstrip can be roughly
calculated from the oxide thickness and the strip dimensions. However, for the test
structure in Fig. 2.2 the dimension of the ground strip is so large that the electric field
between it and the substrate can not be treated as a uniform field and therefore needs
more consideration. Fig. 2.4 shows the results of an EM simulation of the electric field
in the oxide layer beneath the ground strips using the finite element method.
Metal_1 ground strip line
Distance [µm]
0 100 200 300 400 500 600 700 800 900
|E
le
c
tr
ic
 f
ie
ld
| 
[V
/m
] 4·10
5
3·105
2·105
1·105
0
P substrate
Oxide
Figure 2.4: 1-D simulated electric field in the oxide layer beneath the ground strip line
in Fig. 2.2.
A 6 GHz signal source is placed on the signal pad of noise detector A in Fig. 2.2 to
excite the simulation. The electric field is shown using a 1-D electric field curve taken
from the oxide layer beneath one of the ground strips in Fig. 2.2. It can be seen that
the strength of the electric field decreases quickly as the distance between the observing
point and the noise detector increases. This means that Cstrip is over-estimated if its
value is calculated using the actual length of 915 µm. From Fig. 2.4, it can be seen
9
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Table 2.1: Parameters of the equivalent circuit in Fig. 2.3 (R1, R2, R3 and Rsub are
derived from experimental data; Cpad and Cstrip are calculated based on Eq. 2.1 and
simulated results in Fig. 2.4; Csub, Rtip and Lstrip are fitted variables).
Item Unit AB BC BD
Rsub [Ω] 80 100 130
Csub [fF] 30 20 10
Rtip [Ω] 3 3 3
R1 [Ω] 140 140 140
R2 [Ω] 40 40 40
R3 [Ω] 60 30 10
Cpad [fF] 250 250 250
Cstrip [pF] 1.8 2.0 2.4
Lstrip [nH] 1 1 1
that the electric field remains at a high level for distances of 50 µm and then drops
quickly as the distance increases. Therefore, for calculating Cpad, the length, L, is
decided as 50 µm and the width, W, is 85 µm. Then the oxide capacitance for one
ground pad is calculated as 127.5 fF. Consider that two ground pads are placed in
parallel, the value of Cpad is decided as shown in Table 2.1. Moreover, the electric
field is found concentrated within a distance of 480 µm, which indicates the main
area where the capacitive coupling happens. Thus it is reasonable to calculate Cstrip
according to this distance. For example, the length, L, is decided as 380 µm, subtracting
2× 50 = 100 µm from 480 µm, for the case of AB. Then the Cstrip for the case AB is
calculated as 1.94 pF and finally decided as 1.8 pF due to the decreasing of the electric
field. Similarly, Cstrip for the case of BC and BD are decided as shown in Table 2.1.
Lstrip is the inductance of the strip line. Generally, the value of Lstrip is small and 1 pH
is used in the equivalent circuit. To determine the distance dependency of the substrate
resistance, the DC resistance between the different signal pads of noise detector A, B, C
and D are measured. The values of R1 and Rsub in the equivalent circuit of Fig. 2.3 are
derived based on these measurement results. Since the ground pads are not connected
to the substrate, it is difficult to measure the spreading resistance between the signal
pad and the ground pad. But its value can be approximated based on the measured
DC resistances. The ground pads have the same dimensions as the signal pads and the
central to central distance is 150 µm. So the spreading resistance of the substrate below
the signal pad and the ground pad can be approximately decided as 360 Ω. Further,
considering that two ground pads are connected in parallel. the spreading resistance
values of R2 and R3 are approximated as shown in Table 2.1.
To determine the frequency dependency of the propagation effects, the test chip is
studied using S-parameter measurements over 45 MHz to 10 GHz. The measured S21
over distances of 230 µm (AB), 300 µm (BC) and 600 µm (BD) are illustrated in Fig.
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(a) (b)
Figure 2.5: Simulated and measured (a) Magnitudes and (b) Phases of S21 versus fre-
quency of the test structures in Fig. 2.2.
2.5. The simulation results of the equivalent circuit with parameters in Table 1 are also
shown in Fig. 2.5. From these results the equivalent circuit model is seen to match
measured data accurately, especially in case AB and BC. Relatively larger deviations
are seen in case BD. For this case, the magnitude of S21 is around -45 to -50 dB at
high frequencies, which makes accurate measurement a non-trivial task. And thus a
reduced accuracy is expected over high frequencies. It is also seen in Fig. 2.5(a) that
the attenuations at 45 MHz with different distances are almost identical at -14 dB. For
such a low frequency, all capacitive couplings can be approximately treated as open
circuit and the attenuation is mainly caused by the substrate resistance. Since the
values of the substrate resistances of different distances are similar the attenuations are
of course similar too. Moreover, high attenuations are observed at high frequencies.
For instance, attenuations of -32, -38 and -47 dB are observed at 8 GHz for the three
different cases. From Table 2.1, it is noticed that Rsub, Csub, R3 and Cstrip are the
only four changing variables that might be responsible for this. Csub is insignificant
due to its small value. Thus the different attenuations over high frequencies of three
cases must be resulted from different values of Rsub, R3 and the intentionally built
capacitances between the Metal 1 ground strip lines and the substrate, i.e. Cstrip.
For higher frequencies, coupling through R3 and Cstrip to ground is more pronounced
than that of low frequencies and thus the magnitude of S21 decrease. However, all S21
magnitude responses are flat over the frequency band of 3 to 10 GHz (with fluctuation
less than 3 dB), which means the measurement setup can be used to measure the PSD
of substrate noise even under conditions of strong parasitic effects. Considering the
measured S21 in Fig. 2.5 and the corresponding values of Rsub, R3 and Cstrip in Table
2.1, it is seen that a larger R3 and a smaller Cstrip helps to decrease the loss.
Based on the findings mentioned above a number of guideline design rules for the design
of practical measurement fixtures can be listed as following. The value of R3 should
be increased by reducing the dimensions of the ground pads on Metal 1 layer but keep
the size of 85×85 µm on the top metal layer for measurement purpose; Cstrip should
11
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be minimized by reducing the Metal 1 ground around the noise detector or using the
top metal layer to connect the ground pads.
2.4 Practical application example
As a practical example, the presented substrate noise measurement fixture is used to
measure the switching noise generated by a switch-mode class-E PA. The class-E PA
is designed in the same 0.18 µm technology as the test chip in Sect. 2.3 and hence all
conclusions and design rules drawn above can be applied. While designing the substrate
noise detector on the chip, several factors are taken into account. Firstly, to have a
clean reference ground, the substrate noise detector’s ground is closely connected to
the ground pad of the DC supply. Secondly, for convenient probing, the substrate noise
detector is placed at the edge of the chip with a distance of approximately 600 µm to
the output stage of the class-E PA. Finally, following the design rules drawn in Sect.
2.3, to avoid large attenuations, the Metal 1 ground plane around the substrate noise
detector is deleted to reduce the capacitance between the Metal 1 ground plane and
the substrate. The chip photo is shown in Fig. 2.6.
Output stage of 
the class-E PA
DC ground
Noise 
detector
Figure 2.6: Microphotograph of the test chip consisting of a class-E PA and the substrate
noise detector.
In this experiment, the PA acts as a switching noise source and the proposed measure-
ment fixture as noise detector. When the PA is driven by high frequency signals, the
generated switching noise occupies a wide frequency band, which makes it a suitable
signal source to validate the wide band characteristic of the measurement fixture. The
measured frequency spectrum of the switching noise generated by the PA is measured
at the noise detector as shown in Fig. 2.7. It can be seen that the spectral contents
of the measured substrate noise appear at 2.44, 4.88 and 7.32 GHz with magnitudes
of -36, -72 and -60 dBm, respectively. The fourth harmonic at 9.76 GHz is too weak
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to be measured. But the three spectral contents already cover a wide frequency band,
which indicates the usability of the proposed fixture.
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Figure 2.7: Measured frequency spectrum of the switching noise of the class-E PA mea-
sured using the proposed noise detector.
2.5 Improved passive measurement fixture
It has been shown that the measurement fixture presented in Sect. 2.2 is able to
provide reliable PSD measurements over the UWB frequency band from 3 to 10 GHz.
Furthermore, obvious effects of capacitive coupling are observed over 45 MHz-3 GHz.
For measuring wide band switching noise in the band of 3-10 GHz or narrow band
substrate noise at frequencies below 3 GHz, the fixture is applicable. But for substrate
noise located from DC to 10 GHz, the present fixture is not feasible. To achieve a
measurement band of DC to 10 GHz the original fixture is improved.
Fig. 2.8 shows the cross section view of the improved substrate noise measurement
fixture. It can be seen that the ground pads of the fixture are connected to the substrate
instead. As a result the resistive coupling is increased and even dominates the coupling
between the ground pads and the substrate. The contact size and the distances between
contacts determine the strength of the resistive coupling, and they should be designed
based on the parameters of the process.
A test chip is fabricated using a 0.18 µm CMOS technology to verify the improved
measurement fixture. Fig. 2.9 shows the microphotograph of the test chip. It consists
of five improved measurement fixture aligned with central-to-cental distance of 150
13
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Figure 2.8: The cross section view of the improved substrate noise measurement fixture.
µm. The P+ contacts connecting the ground pads and substrate are 10 by 10 µm. The
ground pads of all fixtures are connected by two 10 µm-width Metal 6 strips. Such a
narrow metal strip is used to reduce the capacitive coupling between the ground and
the substrate.
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Figure 2.9: Microphotograph of the test chip for the verification of the improved substrate
noise measurement fixture.
The measured S21-magnitudes of the improved measurement fixture with four varying
fixture-to-fixture distances are shown in Fig. 2.10.
It can be seen that for the same fixture-to-fixture distance the improved fixture has an
attenuation similar to the attenuation in the original design. However, for all of the
four distances, the measured magnitudes of S21 are flat from DC to 10 GHz, which
makes the improved measurement fixture suitable for the measurement of substrate
noise in such a wide frequency band.
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2
1
Figure 2.10: The measured magnitudes of S21 versus frequency with varying fixture-to-
fixture distances.
2.6 Conclusion
This section presents a passive measurement fixture suitable for the measurement of
substrate noise in lightly doped substrates within the UWB frequency band. The effects
of the distance-based substrate resistance and the capacitive coupling between the
substrate and the ground are evaluated by measurement of a test chip. An equivalent
circuit model of the measurement fixture is given and shows accurate fit. The simulated
and measured results show that this measurement fixture is able to provide reliable
measurements over the UWB frequency band from 3 to 10 GHz. Furthermore, obvious
effects of capacitive coupling are observed over 45 MHz-3 GHz. An improved fixture is
proposed to reduce the capacitive coupling effects between the substrate and the ground
of the measurement setup. Experimental results show that the improved measurement
fixture provides flat S21-magnitudes from DC to 10 GHz, which makes the improved
measurement fixture suitable for the measurement of substrate noise in such a wide
frequency band.
15
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Chapter 3
Substrate Noise Impact
Evaluation
3.1 Introduction
For the previously reported work on the effects of substrate noise on analogy/RF inte-
grated circuits, almost all of them are focusing on narrow band applications [25,29,30].
It has not been fully investigated if substrate noise is a severe issue for wide band sys-
tems. It is also unclear how the substrate noise affects the wide band sensitive circuits.
Without clear answers to these questions, going forward for modeling and suppression
of substrate noise would be unmotivated.
This chapter experimentally investigates the features of substrate noise in a wide fre-
quency band from DC to 10 GHz, and attempts to evaluate the impact of substrate
noise on the performance of wide band RF circuits. The vehicle used for the investiga-
tion is a 1-5 GHz low-noise amplifier (LNA) for UWB systems [5].
This chapter is organized as follows. Section 3.2 presents the experiment setup and the
design of the test chip in a 0.18 µm CMOS process for the investigation. Section 3.3
presents the discussions on the measured results. Conclusion is drawn in Section 3.4.
3.2 Experimental impact evaluation on an UWB LNA
The schematic used for the experiment is shown in Fig. 3.1. It consists of a digital block,
a substrate noise detector array and an UWB LNA. The digital block plays the role
of a substrate noise generator. The substrate noise detector array is the measurement
fixture discussed in Chapter 2 (Fig. 2.8). It is used in the experiment for substrate
noise measurements. The UWB LNA is used as a victim circuit for the experiment.
17
3. SUBSTRATE NOISE IMPACT EVALUATION
D
C
B
A
Figure 3.1: The schematic of the integrated circuit for the experiment.
The detailed schematic of the digital block consisting of four buffer chains is shown in
Fig. 3.2. The buffer chain A contains six one-stage inverters.
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Figure 3.2: The schematic of the digital block consisting of four buffer chains for the
generation of switching noise.
The width/length ratios of the NMOS and PMOS transistors of each inverter are 25
µm/0.18 µm and 50 µm/0.18 µm, respectively. The buffer chain B, C and D are multi-
stage buffer chains with different stage numbers and sizing factors shown in Fig. 3.2.
Cij represents the parasitic capacitance at the output of each buffer chain.
Fig 3.3 shows the schematic of the UWB LNA. It is a 1-5 GHz two-stage single ended
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Figure 3.3: The schematic of the UWB LNA for noise impact evaluation.
amplifier with a source follower buffer for measurement purpose. In previously reported
work, the study of substrate noise above 1 GHz is rare. For that reason the lower bound
of the operation band in this design is set to 1 GHz aiming to obtain more results. This
is done while maintaining the desired performance in the UWB band of 3-5 GHz.
3.2.1 Test chip
The fabricated test chip is shown in Fig. 3.4, and the PCB with the bonded chip for
the measurements is shown in Fig. 3.5.
A B C
D
Figure 3.4: The microphotograph of the test chip.
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Figure 3.5: The PCB with the bonded chip for the measurements.
3.2.2 UWB LNA
The UWB LNA is measured to make sure that it has a proper overall performance. The
common-gate stage and the cascode stage consume 5 mA in total at a supply voltage of
1.8 V. The simulated and measured S-parameters are shown in Fig. 3.6. It can be seen
that the measured gain is 11-13.7 dB, the measured |S11| is less than -12 dB and the
measured |S22| is less than -10 dB in the frequency band of 1-5 GHz. The simulated
and measured noise figures are shown in Fig. 3.7 and the measured NF is 5.0-6.5 dB
in 1-5 GHz. It can be seen that this UWB LNA has very good overall performance
compared with previously proposed UWB LNAs [2].
21
11
22
Figure 3.6: Measured and simulated S parameters versus frequency of the UWB LNA.
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Figure 3.7: Measured and simulated noise figure versus frequency of the UWB LNA.
3.3 Results and discussion
In the experiment, square waves from a function generator Agilent 33250a are used as
the clock to drive the digital block. The substrate noise due to the switching noise
generated by the digital block is measured at the noise detector array as shown in Fig.
3.8(a). It can be seen that the major part of the substrate noise are located in the
frequency band from DC to 2 GHz. But there are also noise tones in the frequency
band up to 10 GHz with magnitudes about 10 dB higher than the noise floor. The
spectrum at the RF out of the LNA is also measured when the LNA is on with a
sinusoidal input of -50 dBm at 3.88 GHz (Fig. 3.8(b)). It is clear that the magnitudes
of the substrate noise in 2-5 GHz are much higher than those measured at the noise
detector. This indicates that the in band substrate noise coupled at the input of the
LNA has been amplified by the LNA. In practical applications the magnitude of the
received UWB signal could be significantly lower than the magnitude of the substrate
noise as the allocated EIRP of an UWB signal is lower than -41.3 dBm/MHz [31]. The
effects of the clock frequency on the substrate noise is investigated by measuring the
spectrum at the RF out of the LNA, while varying the frequency of the digital clock.
The measured results are shown in Fig. 3.9, zoomed in into the frequency band of
3.5-4.5 GHz for more detailed information. It can be seen that the magnitude of the
substrate noise is increased when fclock is increased from 10 MHz to 50 MHz. This
is due to the fact that the digital circuit switches faster (generates and injects more
switching noise) with a higher clock frequency. This effect will be discussed with more
detail in the subsequent chapter.
Apart from the original harmonics of the substrate noise, it can be seen in Fig. 3.9
that some extra frequency components are also present. These components are caused
by the intermodulation between the RF input signal and the substrate noise at the
fundamental and higher order harmonics. To confirm this, the intermodulation com-
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(a)
(b)
Figure 3.8: Measured power spectrum (a) from the substrate noise detector and (b) from
RF out of the UWB LNA. In this measurement fclock is 50 MHz and the rising and falling
time of the clock is 5 ns.
ponents with two different RF input frequencies are measured and marked by circle
symbols shown in Fig. 3.10. It can be seen that the noises at the harmonics of fclock
remain with insignificant changes, while the noise components due to intermodulation
shift along with the RF input signal.
The impact of the substrate noise on the UWB LNA is studied by comparing the
measured noise figure of the LNA when the digital block is turned off and turned on
with three different values of fclock. The measured results are shown in Fig. 3.11.
It can be seen that the LNA has a smooth and flat noise figure around 6 dB in the
measurement frequency band when the digital block is turned off. When the digital
block is turned on, significant deterioration of the noise figure is seen. It also can be
seen that the deterioration is stronger for higher fclock, which is consistent with the
results shown in Fig. 3.9.
3.4 Conclusion
In this chapter, the impact of substrate noise on UWB LNA is experimentally evaluated.
Significant substrate noise is observed in the frequency band of DC to 10 GHz. It is
shown by the results that the substrate noise can drastically deteriorate the performance
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Figure 3.9: Measured power spectrum from RF out of the UWB LNA, while the digital
block is driven with three different clock frequencies. The parameters for the clock are: (a)
fclock=10 MHz, (b) fclock=30 MHz, (c) fclock=50 MHz. The rising and falling time of the
clocks are 5 ns for all of the three cases.
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Figure 3.10: Measured power spectrum from RF out of the UWB LNA with two different
RF input frequencies. The parameters for the RF input signal are: (a) fRF=3.86 GHz,
(b) fRF=3.88 GHz. The magnitude of the RF input signal is -50 dBm. The circle symbols
mark the intermodulation components.
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Figure 3.11: Measured noise figure versus frequency of the UWB LNA when the digital
block is turned off and turned on with three different values of fclock.
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of the UWB LNA in terms of noise figure. The results clearly indicate the need for a
good understanding of the generation and propagation of the substrate noise, as well as
the need of effective approaches for reducing the substrate noise in the design of wide
band mixed-signal ICs. The motivation of this PhD project to devise effective strategies
for modeling and mitigating the substrate noise is also supported by the results in this
chapter.
To the author’s best knowledge, no similar work on wide band circuits has been pre-
sented before and the results in this chapter carry useful information for wide band
mixed-signal IC designers.
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Chapter 4
Analytical Modeling of Switching
Noise in Lightly Doped
Substrates
4.1 Introduction
Switching noise produced in digital circuits has gradually become one of the most im-
portant concerns in IC design due to higher and higher density of digital design, the need
for more and more digital functionalities and the tight requirements for area in mixed-
signal integrated circuits. As illustrated in Fig. 4.1, the switching noise generated by
digital circuits can propagate through the substrate to reach sensitive analog/RF cir-
cuits and deteriorate their performance. A number of methods have been proposed for
achieving an efficient model that is able to capture the main features of the switching
noise [9–12, 26, 32–37]. For heavily doped substrates the substrate is simplified as one
electrical node due to their low resistivity, and switching noise modeling methods using
this simplification have been proposed [32, 33]. Featuring high resistivity and better
noise isolation properties, lightly doped substrates are widely used in mixed-signal de-
signs [12, 26, 34]. Since the resistivity of lightly doped substrates is much higher than
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Figure 4.1: Switching noise coupling mechanism in mixed-signal circuits.
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that of heavily doped substrates, the substrate can not be treated as a single electrical
node. Hence, the modeling methods for heavily doped substrate are not applicable.
One of the conventional ways to characterize switching noise in lightly doped substrate
is to run SPICE simulations on the functional circuits in the digital block together with
an extracted substrate network [9,10]. However, such a method is computationally ex-
pensive [11]. To reduce the complexity of the simulations, approaches based on macro
models have therefore been proposed [11, 12, 26, 34, 35]. In these macro models, the
total switching current of a digital block is typically represented using an asymmetrical
triangular waveform. Combined with an equivalent lumped element network to rep-
resent the substrate, fast generation of SPICE simulations can be achieved. However,
these approaches mainly depend on simulations, and hence they suffer from the flaw of
insufficient insight into switching noise generation and propagation. Another approach
to switching noise modeling is to make use of analytical methods [37, 38]. Based on
mathematical analysis of waveform functions characterizing the switching current and
a transfer function modeling the propagation of the switching noise, closed-form ex-
pressions for the switching noise are derived [37]. This method provides more insight
into the propagation of switching noise. However, the switching current source still
needs to be determined by SPICE simulations, and layout extractions are still needed
to find the resistances in the transfer function. To avoid the need for layout extractions,
a compact model has been proposed to characterize the spreading resistance between
arbitrary sized diffusion contacts on lightly doped substrates [38]. Based on this model,
the transfer function describing the propagation of the switching noise can be deter-
mined. However, a feasible analytical model characterizing the switching current source
is still unavailable.
This chapter presents two modeling methods for switching noise of simple digital circuits
and large scale digital blocks, respectively. The switching noise generated by individual
inverters is analytically investigated. An analytical model, named the GAP model is
proposed to characterize the switching noise of individual inverters. The model is
validated by both SPICE simulations and measured results obtained from a test chip
fabricated in a lightly doped CMOS process. The simulated and measured results are
in good agreement with the proposed model. The GAP is suitable only for simple
circuits. To extend the usability of the GAP model to large scale circuits also, the
GAP model is complimented by a statistical analysis method. The method is verified
by Matlab and SPICE simulation results. This chapter is organized as follows. Section
4.2 presents the proposed GAP model for switching noise in individual inverters. The
statistic model for switching noise in large scale digital circuits is present in 4.3. Section
4.4 draws the conclusion.
4.2 The GAP Model
The reason for focusing on the analysis of individual inverters is based on two facts:
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Figure 4.2: The switching noise coupling network.
(a) The inverter is a basic and often used building block in digital circuits.
(b) A typical large scale digital circuit usually contains big size inverters that act as
buffers. Due to the large sizes, these inverters generate significant switching noise,
and can therefor be assumed to dominant the total generation of the switching
noise in the digital circuit [36].
Thus, analyzing the switching noise in an individual inverter is considered a good
starting point for obtaining detailed understanding of the generation and injection
of switching noise. The proposed model approximates the switching current using a
Gaussian pulse (GAP) function. The key parameters in the model are derived by
solving the differential equation describing the output voltage of a capacitively loaded
inverter. Combining the switching current model and the transfer function, which
models the propagation of the switching current, the spectrum of the switching noise
can be predicted.
The simplified switching noise coupling mechanisms involved in Fig. 4.1 are illustrated
by four blocks in Fig. 4.2. The digital supply rail block and the digital block in Fig. 4.2
are similar in structure to the coupling network used in [11]. In the digital block, Is(t)
represents the switching current generated by the digital block. Ccir is the circuit ca-
pacitance between the on-chip digital DC supply and the on-chip digital ground. The
substrate network block and the analog ground rail block are used to model the switch-
ing noise coupling to analog circuits. Rd and Ld are the resistance and inductance
of the bonding wire and interconnect connecting the on/off-chip digital DC supply,
respectively. Rs, Rsa, Ls and Lsa are the resistances and inductances of the inter-
connects and bonding wires connecting the off-chip ground to the on-chip digital and
analog ground, respectively. Rg is the resistance between the on-chip digital and analog
grounds. Rob is the substrate resistor between the noise observation point and the on-
chip analog ground. Rb is used to model the spreading resistance between the on-chip
digital ground and the the observation point on the substrate. Based on Fig. 4.2 the
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Figure 4.3: (a) The schematic of a capacitively loaded inverter, and (b) the input/output
voltage (dash/solid line in the top figure) and switching current (bottom figure) of a falling
input transient.
resulting noise voltage at the observation point can be derived as
Vsub(jω) = H(jω) · Is(jω)
=
RgRobZLIs(jω)
(jωCcir(
ZLZea
ZL+Zea
+ ZD) + 1)(Zea + ZL)(Rb +Rob +Rg)
, (4.1)
where ZD = Rd+jωLd, ZL = Rs+jωLs and Zea = Rsa+Rg(Rd+Rob)/(Rg+Rd+Rob)+
jωLsa. The procedure for finding the parameters of the transfer function, H(jω), has
been provided in previous studies [11,37]. The remaining challenge is to find a scalable
analytical model for Is, which is also the main contribution of the presented work.
4.2.1 The switching current of an individual inverter
A typical schematic of a capacitively loaded inverter is shown in Fig. 4.3(a). Here,
Ip(t) is the drain current of the PMOS device, In(t) is the drain current of the NMOS
device and Ich(t) is the charging/discharging current. The input voltage (dash line)
and output voltage (solid line) in a falling input transient of the inverter are shown in
the top figure of Fig. 4.3(b). As Vin falls, the PMOS is turned on at time tpon, and the
capacitor load is charged towards a higher voltage. When Vout(t) reaches Vopsl at tpsl
and Vout(tpsl) − Vin(tpsl) = |Vtp|, where Vtp is the threshold voltage, the PMOS leaves
the saturation region and enters the linear region. Vof is defined as the output voltage
at the falling time tf . The time when the output reaches 90% of the final value is
defined as ttw. The switching current Ip during the transient is shown by the solid line
at the bottom of Fig. 4.3(b). A number of modeling approaches of the output response
and switching currents in CMOS inverters have been reported [39, 40]. However, to
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derive the expression of the switching current is no trivial task, and no comprehensive
expressions for the switching current have been presented. To simply the analysis task,
a triangular waveform is often used to model the switching current as shown by the
dash line in the bottom figure in Fig. 4.3(b) [37]. The triangular model has a peak
value of Ipsat at tpsl, and its magnitude is zero at t≤tpon and t≥ttw. This model is
simple and accurate for estimating the Power Spectral Density (PSD) of the switching
noise at low frequencies. However, this approach leads to significant estimation errors
at high frequencies due to the abrupt simplifications of the switching current [11, 37].
Moreover, the expressions of the key parameters such as tpsl and ttw are not provided.
In this study, Gaussian pulse equations are used to model the switching currents. The
resulting GAP model is thus described by the following equation
Ip(t) =

Ipsat × exp
[
−2π(t−tpsl)2
(1.45×(tpsl−tpon))2
]
for 0 ≤ t ≤ tpsl
Ipsat × exp
[
−2π(t−tpsl)2
(2.0×(ttw−tpsl))2
]
for t > tpsl.
(4.2)
The GAP model has the same peak current value as the triangular model at tpsl, and
its magnitude is 10% and 20% of Ipsat at ttpon and ttw, respectively. Compared with
the triangular model, the GAP model has smoother transitions at the peak and bottom
of the waveform. As a result, the GAP model produces less predicting errors at high
frequencies. The expressions of the parameters in the GAP model are derived in the
following part of this section. The expressions also can be used in the conventional
triangular model.
In this study, the short circuit current during switching transients is neglected. This
approximation is based on the fact that the charging/discharging currents contribute
the major part of the switching current for capacitively loaded inverters in most of the
present CMOS processes [39–41]. Under this assumption, the NMOS and PMOS are
assumed off during a falling input transient and a rising input transient, respectively,
and Is(t) only consists of Ip(t) generated at the falling input transient. The discharging
current generated at the rising input transient is flowing in the closed loop formed by
the NMOS and CL. Thus it has no contribution to Is(t) and is consequently neglected.
Moreover, the analysis in this study is based on the well-known Square-law MOSFET
model. This simplification is necessary since higher-order models are intractable for
analytical manipulation. But, as shall be seen, the results derived based on the simple
model are sufficiently accurate, which is shown in the measurement section. In the
Square-law model the transistor drain current is expressed as
ID = Kp
[
(Vgs − Vt)VDS −
V 2DS
2
]
VDS < VDsat (4.3)
ID =
1
2
Kp(Vgs − Vt)2 VDS ≥ VDsat, (4.4)
where VDsat = VGS −Vt, Kp = µCoxWL , and VDS , VGS are the drain-source, gate-source
voltage respectively. For reasons of concise and general expressions, corresponding low-
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ercase letters are used to denote voltages normalized by VDD in the following analysis.
For example, vout(t) = Vout(t)/VDD. The input voltage waveform is approximated to
be a falling ramp with a falling time tf and a slope sf = −1/tf
vin(t) =
{
sf × (t− tf ) for 0 ≤ t ≤ tf
0 for t > tf .
(4.5)
This approximation is widely used due to its simplicity and effectiveness [39,40]. With
this tpsl and ttw can be derived based on the expression of the output voltage, which
can be found by solving the following differential equation
CL
dVout(t)
dt
= Ip(t), (4.6)
where Ip(t) can be replaced by Eq. (4.3) or (4.4) with corresponding terminal volt-
ages. Categorizing the falling input transient as two cases that vopsl < vof (relatively
slow input ramp) or vopsl ≥ vof (relatively fast input ramp), the expressions for those
parameters for each case are given as
Case A: vopsl < vof
tpsl = (vopsl + p)/sf , (4.7)
where p = Vtp/VDD, and vopsl can be found by solving the equation
vopsl =
KpVDD
6sfCL
(vopsl − 1)3. (4.8)
Furthermore, ttw can be formed by
ttw =tf + [ln((2(1 + p)− 0.1)/0.1)−
ln
(
2p+ 1 + vof
1− vof
)]
CL/(KpVDD(1 + p)), (4.9)
where vof can be determined from
vof (t) = 1− exp
(
KpVDD(−1− p)2
2sfCL
)
/
exp
(
KpVDDv
2
opsl
2sfCL
)
vopsl
+
√
KpVDDπ
8sfCL
erf
√KpVDDv2opsl
2sfCL
,
√
KpVDD(−1− p)2
2sfCL
 . (4.10)
Case B: vopsl ≥ vof
tpsl = tf −
2pCL
KpVDD(1 + p)2
+
1 + p
3sf
, (4.11)
ttw = tpsl +
ln [(2(1 + p)− 0.1)/0.1]CL
KpVDD(1 + p)
. (4.12)
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In addition, it is easy to derive that Ipsat = Kp(sf tpsl + vt)
2/2, and tpon = vtp/sf . Since
the remaining parameters in Eq. (4.2) are given by Eq. (4.7) to (4.12), the expressions
for all parameters needed in the models are available.
4.2.2 Validation of the model
The proposed GAP model is verified by comparing its predictions with HSPICE simu-
lations on the schematic in Fig. 4.3(a). A 0.18 µm CMOS process with 0.34 µm option
is used for the verification. Successful verifications with different capacitive loads, tran-
sistor sizes and falling times have been conducted. For the verification shown here, the
widths of the PMOS and the NMOS are 0.68 µm and 0.34 µm respectively, and both
of them have the same length of 0.34 µm. The HSPICE model used in the verification
is level 49. The related parameters are: Kp = 4.75× 10−5, Vtp = −0.66V, VDD = 3.3V
and tf = 5ns. To evaluate the model in both the case A and case B scenarios, CL is set
as 0.3 and 1 pF, respectively. It should be noted that Eq. (4.7) to (4.12) are functions
of the term KpVDD/CL, which means that the inverters having the same Vt, input volt-
ages and KpVDD/CL generate switching currents with the same tpon, tpsl and ttw. Thus
the example shown here represents a group of general scenarios. The simulated and
modeled results for case A and case B are shown in Fig. 4.4 and Fig. 4.5, respectively.
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Figure 4.4: Modeled and simulated results for the capacitively loaded (CL = 0.3 pF)
inverter in Case A. (a) time domain, (b) frequency domain.
The normalized Fourier transforms of the switching currents are also shown. It can be
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Figure 4.5: Case B: (a) The modeled and simulated switching current of the individual
inverter in time domain, and (b) frequency domain. CL = 1 pF in this case.
seen that both the triangular model and the GAP model match the simulation results
well at low frequencies, and it is obvious that the estimation errors at high frequencies
are clearly reduced in the GAP model as expected.
4.2.3 Test chip
To experimentally validate the proposed model, the model has been practically applied
to predict the switching noise generated by a capacitively loaded inverter implemented
using a lightly doped CMOS process (20 Ω-cm). The microphotograph of the test chip
is shown in Fig. 4.6.
The PMOS and NMOS devices in the inverter are 600µm and 300µm wide respectively,
and both transistors have the same length of 0.34 µm. The reason for using such fairly
large transistors is to generate enough switching noise to enable measurements. In this
case, Kp = 0.04, and Vtp = −0.7V. A 20 pF capacitor is connected to the output of the
inverter as a load. In the measurement, the inverter is driven using an periodic square
wave signal as Vin(t). It has a high and a low voltage level of 3.3 V and 0 V, and it
is fed using a G-S-G probe connected to a signal generator. The DC supply voltage is
3.3 V, and it is fed to the on-chip digital supply and ground using DC probes. When
the inverter is switching due to the square wave, the switching noise in the test chip is
measured at the noise observation point using a G-S-G probe connected to a spectrum
34
4.2 The GAP Model
Figure 4.6: Microphotograph of the test chip.
analyzer. The observation point is an ohmic contact connected to the substrate [42].
During the measurements, the spectrum analyzer is set to have a low displayed noise
floor (around -90 dBm in this case) to measure as much as possible of the low powered
switching noise. Since the input signal is periodic, the switching noise is periodic as
well. Thus the switching noise could be represented as a summation of harmonics in
frequency domain
Vsub(jω) =
+∞∑
k=−∞
2πH(jω)Ip(jω)
T
δ(ω − k2π
T
), (4.13)
where Ip(jω) is the Fourier transform of Ip(t) in Eq. (4.2). H(jω) is as expressed in Eq.
(4.1) and it can usually be derived based on parameters extracted from the layout and
bonding wires [11, 37]. T is the period of the input signal and k is an integer. Based
on Parseval’s theorem, the term∣∣∣∣ 1T H(jk2π/T )Ip(jk2π/T )
∣∣∣∣2 , (4.14)
is the average power of the switching noise at its k(th) harmonic. In this study, H(jω)
is simplified as a purely resistive network since the measurement is on-wafer and no
bonding wires and on-chip decoupling capacitors are used. Hence H(jω)/T only effects
the magnitude of the switching noise but not the spectral envelope, which is given by the
term Ip(jω). Thus the measured PSDs of the switching noise can be compared with the
calculated magnitudes of the harmonics to verify the proposed model. Measurements
with different signal frequencies (from 20 to 50 MHz) and different falling times have
been conducted. By comparing vopsl and vof obtained from Eq. (4.8) and (4.10)
respectively, the GAP model of case A is applicable in this test. Thus corresponding
equations of case A are used for obtaining Ip(jω). A comparison of measurement
results, the triangular model and the GAP model is shown in Fig. 4.7.
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Figure 4.7: Measured PSDs and modeled harmonics of the switching noise. (a) fclk=20
MHz, tf=22 ns, RBW=500 kHz; (b) fclk=35 MHz, tf=9.3 ns, RBW=100 kHz; (c) fclk=50
MHz, tf=7.8 ns, RBW=1 MHz.
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The harmonics with the highest magnitude of the models are normalized to the mag-
nitude of the first harmonic of the measured switching noise. It can be seen that the
GAP model matches the measured results quite well as it is within 4 dB for all mea-
sured switching noise components in the three cases. Moreover, the GAP model is more
accurate than the triangular model at high frequencies. This is shown in Fig. 4.7(a)
at the frequency of 100 MHz and Fig. 4.7(b) at the frequency of 285 MHz. For higher
frequencies, the switching noise drops below the noise floor of the spectrum analyzer.
But the harmonics of the triangular model are higher than the noise floor at these
frequencies, which also indicates the larger estimation errors in the triangular model.
4.3 The statistic model
In large scale digital circuits, there are numerous gates switching with varying delays
on the chip. For synchronized digital circuit, the switching currents are aligned at the
edge of the clock with random amplitudes and random time delays. For such a scenario
the substrate noise is a sum of these signals, and can not be simply modeled by a
periodic switching current pulse as shown in Fig. 4.8.
Ssub(t)
S1(t)
S3(t)
S2(t)
Sn(t)
Figure 4.8: Coupling mechanism of switching noise in large scale digital blocks.
A statistic model is proposed to solve the problem. This model is based on the as-
sumption that all switching current sources can be represented by a common pulse
function yet with random magnitudes and random time delays. This assumption is
based on the fact that identically sized inverters are widely used in large scale digital
blocks. And the driving signal and load condition for these inverters are usually similar
as well. Hence the switching currents generated by these inverters are expected to be
similar to each other. Based on the assumption, the noise coupling mechanism shown
in Fig. 4.9(a) in large scale digital blocks can be approximated as a multi-path coupling
model with single noise source as shown in Fig. 4.9(b). In the figure, Su(t) is the mean
of the switching noises, and Hi(t) is the sub-transfer function describing the random
attenuation and delay of the switching noises.
Using the equivalent multi-path model, the substrate noise Ssub(jω) = Su(jω)×H(jω),
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Su t
H1 t
H2 t
H3 t
…
...
Hi t =Ai t-Ti
Ssub t
S1 t
S2 t
Sn t
…
...
Ssub t
Figure 4.9: The (a) original switching noise and (b) the equivalent multi-path coupling
model.
where H(jω) is the total transfer function of the coupling. The total transfer function
is expected to have frequency selective feature since the sub-transfer functions have
random attenuations and delays. And the frequency bandwidth between two adjacent
notches is the reciprocal of the maximal relative delay of the multiple switching current
sources.
Monte Carlo simulation in Matlab is used to verify the equivalent multi-path model.
Fig. 4.10(a) shows the simulated switching noise of a 10K-gate digital block with
random amplitude attenuation and time delay. Its Fourier transform is shown in Fig.
4.10(b).
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Figure 4.10: Simulated switching noise for a 10K-gate digital block with random ampli-
tude attenuation and time delay. (a) simulated switching noise in time domain, and (b) in
frequency domain.
It can be seen that the spectrum of the switching noise has a clear frequency selective
feature. In this case, the maximal relative delay is 2 ns, and it is clear that the frequency
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band between adjacent frequency notches is 500 MHz as expected.
The equivalent multi-path model is also verified by SPICE simulation. An inverter
chain block shown in Fig. 4.11 is used for the simulation. A 0.18 µm CMOS process is
used. Minimum width and length are used for all the NMOS in the inverters. PMOS
in all the inverters is twice bigger than the corresponding NMOS. Cli represents the
parasitical capacitance at the output of the inverters. Fig. 4.12 shows the PSD of the
switching noise in the inverter chain block. The simulated maximal relative delay is
216 ps, and the calculated notch location is 4.6 GHz. It can be seen that the calculated
notch location is consistent with the simulation results.
1 2 10
1 2 10
Clock
Cl1
Cln
…
... 20×
Figure 4.11: The schematic of the inverter chain block for the simulation of switching
noise.
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Figure 4.12: The SPICE simulation of PSD of the switching noise generated by the
circuit shown in Fig. 4.11.
4.4 Conclusion
This chapter presents two modeling methods for switching noise in both small and large
scale digital circuits. The novel analytical model for simple digital circuit provides a
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detailed understanding of the generation and propagation of switching noise in lightly
doped CMOS technologies. The spectral envelope of the switching noise can be eas-
ily predicted using the proposed model. Closed-form expressions for calculating the
parameters in the conventional triangular model are also provided. The model is vali-
dated by both SPICE simulations and measurement results from a test chip fabricated
in a lightly doped CMOS process. Good agreement is found between the model and
simulations as well as measurement results. With this model, the simulations needed
when using traditional approaches can be avoided. This can help to achieve a scalable
analytical switching noise model for digital blocks. This model especially holds the
advantage for estimating the switching noise when big size buffers are dominating the
noise generation.
An equivalent multi-path coupling model is proposed to characterize the switching
noise in large scale synchronized digital circuits. This model is capable of achieving
fast results since analysis can be easily done using Monte Carlo simulation in Matlab.
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Chapter 5
Substrate Noise Suppression and
Isolation
5.1 Introduction
Various of methods have been proposed over time for the isolation and suppression
of the substrate noise in mixed-signal ICs [43–48]. These methods can generally be
divided into two categories. One is passive approaches, including physical separation,
guard rings or deep N wells. The passive methods are practically feasible. However,
they usually suffer the drawbacks of area consuming, uncertainty of the isolation level
and high cost. The other method is active cancelation. Active cancelation is proposed
to achieve a low cost yet effective substrate noise suppression. The basic idea in this
method is to cancel the substrate noise at the RF area by injecting an anti-phase signal
produced by an active cancelation circuit. As shown in Fig. 5.1, Vsno(t) is the original
substrate noise generated by the digital circuits. Vsnc(t) is the signal generated by
the active cancelation section, and Vsnt(t) is the total substrate noise beneath the RF
circuit. If Vsnc(t)= −Vsno(t) at a location, Vsno(t) can be totally canceled and Vsnt(t)
is reduced to zero at such location. However, the result is not as expected. Due to the
fact that the signal propagation in the substrate noise is layout dependent, the location
where Vsnt(t) can be reduced is significantly based on the specific layout. If the layout is
not properly designed, the substrate noise could be increased other than reduced. This
degrades the feasibility of the method. In addition, owing to the limited frequency band
of the active cancelation circuit, this method only feasible for low frequency substrate
noise suppressions.
This chapter presents a novel active suppression technique for substrate noise in mixed-
signal ICs. The analytical modeling of guard rings for substrate noise isolation in lightly
doped substrates is also presented. In the proposed active suppression technique, an
active spectrum shaping section is used to generate extra switching currents to modify
the shape of the original switching noise in both time domain and frequency domain.
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Vsno t Vsnc t
Vsnt t
Figure 5.1: The propagation mechanism of the substrate noise from the digital block to
the analog/RF block sharing the same chip, and the illustration of the proposed active
suppression technique.
The relative time delays of these switching currents to the original switching current
are realized by controllable delay lines. The pulse widths and magnitudes of the switch-
ing currents are also controllable. By manipulating the extra switching currents, the
spectrum of the total switching noise can be shaped to have a suppressed magnitude at
desired frequencies. In the work of the analytical modeling of guard rings for substrate
noise isolation, the goal is to find a simple yet accurate model describing P+ guard
rings. A resistive T network is proposed in this work, and closed form expressions for
the calculation of spreading resistance in the network are presented. Using this model
the effects of the layout parameters can be taken into account during the pre-layout
design phase, and the isolation performance of the design can be accurately predicted.
This chapter is organized as follows. Section 5.2 presents the active suppression tech-
nique for reducing of substrate noise generated by digital circuits. Section 5.3 presents
the modeling and verification of P+ guard rings in lightly doped substrates. Conclusion
is drew in Section 5.4.
5.2 Active suppression of switching noise in mixed-signal
integrated circuits
In the presented technique, an active cancelation section is used to generate an extra
switching current. This switching current has intended relative time delay to the orig-
inal switching current. The pulse width and magnitude of the switching current are
also adjustable by biasing voltages. Due to the relative time delay, the extra switching
current is out-of-phase to the original switching current at specific frequencies. Thus
by adjusting the time delay, pulse width and magnitude of the extra switching current,
the original switching current can be suppressed at desired frequencies.
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Figure 5.2 shows the diagram of the active cancelation section and its connection with
clock and DC supply. It comprises three subsections, the delay control unit (DCU),
the width control unit (WCU) and the magnitude control unit (MCU). The MCU is
used to generate the major part of the extra switching current, and the magnitude of
the switching current can be controlled by the controlling voltage Vmp and Vmn. The
DCU and the WCU are used to adjust the time delay and pulse width of the switching
current, respectively. Vdn is for controlling the time delay, while Vwn and Vwp are for
controlling the pulse width. The active cancelation section is driven by the same clock
driving the digital circuit, so that the extra switching current can be aligned to the
original switching current with the desired time delay.
DCU WCU MCU
Vdd
Vdd Vdd Vdd
Vdn Vwn Vwp Vmn Vmp
Clock
In Out In Out In
Vdn Vwn Vwp Vmn Vmp
Digital 
block
Vdd
Original switching current
Active cancellation current
Figure 5.2: The circuit diagram of an active suppression circuit for the IC in Figure 5.1.
5.2.1 Theory
The switching current generated by a digital block could be represented by a triangular
waveform. One of such current in a single cycle is shown as Isno(t) in Fig. 5.3 The
basic idea in this study is to inject an extra current signal Isnc(t) to cancel Isno(t) in
desired frequency band. Isnc(t) has a relative delay of T1−T0. Thus the total switching
current is given as
It(t) = Isno(t− T0) + Isnc(t− T1), (5.1)
and its Fourier transform is
It(jω) = Isno(jω)e
−jωT0 + Isnc(jω)e
−jωT1 , (5.2)
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sno 0
snc 1
0 1
Figure 5.3: Illustration of switching currents involved in the proposed suppression
method. The original switching current, Isno, is combined with a cancellation current,
Isnc, to achieve a suppression.
where Isno(jω) and Isnc(jω) are the Fourier transform of Isno(t) and Isnc(t), respec-
tively. It(jω) can be further written as
It(jω) = e
−jωT0 [Isno(jω) + Isnc(jω)e
−jω(T1−T0)]. (5.3)
At the desired substrate noise suppression frequency
ω0 = (2k + 1)π/(T1 − T0) for k = 0, 1, 2... (5.4)
It has
|It(jω0)| = |Isno(jω0)− Isnc(jω0)|. (5.5)
Thus if Isnc has similar magnitude and pulse width as Isno, Isno could be significantly
suppressed at ω0.
5.2.2 Validation of the method in Matlab
The proposed method has been validated by Matlab simulations. One of the simulations
is shown in Fig. 5.4. The original switching current Isno(t) is shown by the solid
line in Fig. 5.4(a). It has a rising time of 100 ps and a falling time of 300 ps. Its
magnitude is normalized to 1 A. The active cancelation current Isnc(t) with three
different magnitudes are also shown in Fig. 5.4(a). The active cancelation currents
have the same rising and falling time as the original current. In this simulation, the
desired suppression frequency is at 5 GHz. Thus the relative delay between Isnc(t) and
Isno(t) is set as 100 ps. Fig. 5.4(b) and Fig. 5.4(c) show the total switching current with
three different cancelation currents in time domain and frequency domain, respectively.
It is clear that the original switching current is significantly suppressed at the desired
frequency. The -10 dB suppression band is wider than 500 MHz for all the three cases.
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Figure 5.4: Simulated results of the suppression of substrate noise using cancelation
currents with three different magnitudes.
The scenarios with different relative delays are also studied. The simulation results are
shown in Fig. 5.5.
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Figure 5.5: Simulated results of the suppression of substrate noise using cancelation
currents with three different relative delays. The time delay between Isno and Isnc1 to
Isnc3 are 80 ps, 100 ps and 120 ps, respectively. The time delay between Isno and Ianti is
100 ps.
The original switching current Isno(t) is shown by the solid line in Fig. 5.5(a). It is as the
same as that in Fig. 5.4(a). The active cancelation current Isnc(t) with three different
relative delays are also shown in Fig. 5.5(a). The active cancelation currents have the
same magnitudes as the original current. In this simulation, the desired suppression
frequency is also at 5 GHz. Thus the desired relative delay between Isnc(t) and Isno(t)
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is 100 ps. Fig. 5.5(b) and Fig. 5.5(c) show the total switching current with three
different cancelation currents in time domain and frequency domain, respectively. The
suppression of the original switching current is clear even though there are undesired
offsets in the relative delay in Isnc2 and Isnc3. A time-delay sensitivity demonstration
of the conventional anti-phase cancelation approach with undesired time delay is also
shown in Fig. 5.5. Ianti is the delayed anti-phase current to the original switching
current. As the conventional anti-phase cancelation method does not control the time
delay, the delay can varies drastically due to different circuit topologies, layouts and
interconnects. In Fig. 5.5(a), the time delay of Ianti is set as the same as the delay of
Isnc2. It can be seen in Fig. 5.5(c) that the magnitude of the total switching current
is significantly but undesirably increased in the frequency band of 2-8 GHz, which
indicates the poor application potential of the anti-phase method for UWB applications
unless the timing can be well controlled.
5.2.3 Sub-blocks in the active cancelation section
One proposed delay control unit comprised of a number of delay cells (DSs) is shown
in Figure 5.6. The delay cell is an inverter with controllable driving capabilities. By
controlling the voltage Vdn, the propagation delay of the DCU can be adjusted to a
desired value. The number of the delay cells is chosen based on the needed total delay
time and the delay that each delay cell can introduce. But small transistors should be
used in the delay cells to avoid undesired generation of significant switching currents
in this subsection.
Vdn
DC1
Mn2
Mn1
Mp1
Mp2
Mn2
Mn1
Mp1
Mp2
Mn2
Mn1
Mp1
Mp2
Vdd
In Out
DC2 DCn
Figure 5.6: Simplified circuit of the delay control unit (DCU).
Another proposed DCU comprised of a number of inverters with tunable capacitive
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loads is shown in Figure 5.7. By controlling the voltage Vdn, the loads of the inverters
can be changed and a desired time delay can be obtained. The number of the invert-
ers is chosen based on the needed total time delay and the delay that each inverter
can introduce. Small transistors should be used in the delay cells to avoid undesired
generation of significant switching currents in this subsection.
CnC1
Vdn
Figure 5.7: Simplified circuit of the delay control unit.
The proposed WCU comprised of one or a number of delay cells is shown in Figure
5.8. By controlling the voltage Vwn and Vwp the capacity of the WCU to drive the
MCU can be adjusted. So that the slop of the input signal to the MCU at the falling
or rising edge can be adjusted. As a result, the pulse width of the switching current
generated by the MCU can be adjusted to a desired value. The sizes of the transistors
in the WCU are chosen based on the size of the MCU and the desired pulse width of
the switching current.
Vwp
Vwn
Out
Mn2
Mn1
Mp1
Mp2
In
Vdd
Figure 5.8: Simplified circuit of the width control unit (WCU).
Similarly, the proposed MCU comprised of one or a number of delay cells is shown in
Figure 5.9. By controlling the voltage Vmn and Vmp the magnitude of the generated
switching current can be adjusted. The sizes of the transistors in the MCU are chosen
based on the desired magnitude of the switching current.
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Vmp
Vmn
Out
Mn2
Mn1
Mp1
Mp2
In
Vdd
Figure 5.9: Simplified circuit of the magnitude control unit (MCU).
5.2.4 Validation of the method in SPICE
The proposed method is also validated by SPICE simulations. The schematic shown in
Fig. 5.2 is used for the simulation and the schematics shown in Fig. 5.6, Fig. 5.8 and
Fig. 5.9 are used for the DCU, WCU and MCU blocks, respectively. The digital block
is composed of a number of inverter chains, which acts as a switching noise source. The
DCU, WCU and MCU are designed based on the information of the original switching
current. The controlling voltages of the units are set such that the suppressed switching
noise can be achieved at desired frequencies. The simulated results with and without
the active suppression are shown in Fig. 5.10 to Fig. 5.12.
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Figure 5.10: The simulated one-cycle switching current with and without active suppres-
sion in (a) time domain and (b) frequency domain. The designed relative delay in this case
is 110 ps, and the desired notch frequency is 4.5 GHz.
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Figure 5.11: Simulated one-cycle switching current with and without active suppression
in (a) time domain and (b) frequency domain. The designed relative delay in this case is
500 ps, and the desired notch frequency is 1 GHz.
The switching current without active cancelation is probed at the DC supply of the
digital block, while the switching current with active cancelation is probed from the
main DC supply for both the digital block and the active cancelation circuits. From
the simulations, it can be seen that the switching noise at desired frequencies can be
significantly suppressed. The minimal suppression is 10 dB observed in Fig. 5.10, and
the best is 27 dB observed in Fig. 5.12. It is also clear that the proposed technique is
valid for suppression the switching noise at least from 100 MHz to 3.3 GHz, which is
attractive for different applications.
5.2.5 The mutual effects between the design of DCU, WCU and MCU
When designing the active suppression circuits it is desired and needed to have an
insignificant mutual effect between the design of controlling voltages for DCU, WCU
and MCU. This subsection investigates this effects using SPICE simulations. The
schematic used for the SPICE simulations is the same as that in last subsection.
The performance of DCU, WCU and MCU used for the investigation are defined in
Fig. 5.13. The relative time delay is defined as the peak to peak time delay between
the original switching current and the cancelation current at the falling-input edge.
The peak value of the cancelation current is defined as Ip and the pulse width is the
time span of the cancelation current at the value of 0.1·Ip. It should be noted that the
switching current at the falling-input edge of the magnitude controlling unit is much
greater than the switching current at the rising-input edge since it consists of both
short circuit current and charging current [6]. Thus the greatest concern of this study
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Figure 5.12: Simulated one-cycle switching current with and without active suppression
in (a) time domain and (b) frequency domain. The designed relative delay in this case is
5 ns, and the desired notch frequency is 0.1 GHz.
is at the falling-input edge.
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Figure 5.13: The parameter definitions in the SPICE simulation for investigating the
mutual effects between the design of DCU, WCU and MCU.
Fig. 5.14 shows the simulated performance of the active cancelation circuits with
different values of the control voltages for DCU, WCU and MCU.
It can be seen that Vwn has significant effects on the time delay when its value is small
(Fig. 5.14(b)). The reason for this is that decreasing Vwn to a small value close to the
threshold voltage greatly reduces the driving capability of the width control unit, so
that increases the time delay. Vwn also has effects on Ip. The explanation for this can
be found in Chapter 4. It has been shown that changing the value of Vwn changes the
slope of the signal at the output of WCU (input for MCU) so that affects the magnitude
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Figure 5.14: Simulated performance of the active cancelation circuit with different values
of the control voltages for DCU, WCU and MCU. Vdd is 1.8 V, the clock frequency is 20
MHz and the rising/falling time of the clock is 5 ns. Other parameters in the simulations
are: (a) Vmn=0.65 V, Vwn=0.8 V, Vwp=0.9 V; (b) Vmn=0.65 V, Vmp=0.2 V,, Vwp=0.9 V;
(c) Vmn=0.65 V, Vwn=0.8 V, Vwp=0.9 V; (d) Vmn=0.65 V, Vdn=0.7 V, Vwp=0.9 V; (e)
Vmn=0.65 V, Vmp=0.2 V, Vwp=0.9 V; (f) Vmn=0.65 V, Vdn=0.7 V, Vwp=0.9 V.
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of the active cancelation current. Apart form Vwn, other control voltages are shown to
have insignificant mutual effects.
Based on the SPICE simulation results, the sequence of the design for DCU, WCU and
MCU can be proposed, which is design Vwn first, and then design Vmp and Vdn.
5.3 Compact modeling of guard rings for substrate noise
isolation
To protect the sensitive analog/RF circuits from the interferences of the substrate
noise, different types of guard rings and combinations with deep N-Wells have been
proposed [43, 44]. Owing to the feature of low cost and easy to design, P+ guard
ring is one of the most widely used passive structures for substrate noise suppression
references. Fig. 5.15 shows a typical P+ guard ring structure used for substrate noise
suppression.
t
 
STI STI STIP
+ P+ P+ P+STI STI
dgv
wg
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Aggressor
Victim
Guard ring
Metal Ground
P-substrate
Figure 5.15: The typical layout of a P+ guard ring used for substrate noise suppression.
Based on the fact that the coupling through diffusion areas dominates the coupling of
substrate noise, the noise source and noise receiver are simplified to rectangular P+
contacts. In the figure, the rectangular P+ Aggressor contact represents the coupling
node of the noise source generated in digital circuits. The Victim contact represents the
coupling node of any sensitive analog/RF circuits. Due to the conductive substrate, the
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switching noise injected at the aggressor can be coupled to the victim and deteriorate
the performance of the circuit connect to it. To minimize the effect a P+ guard ring with
a width of wg is usually put around the victim. The guard ring should be connected to
the on-chip ground, so that a part of the substrate noise can be lead to ground before
it reaches the victim. The noise suppression performance of the guard ring is highly
dependent on the layout parameters including the aggressor-to-victim distance, guard
ring-to-victim distance, guard ring width, resistivity of the substrate and the size of the
aggressor and victim. Calculating the spreading resistance of contacts on substrates
is a mixed-boundary value problem. The typical solutions are in integral forms or
infinite series, which is less useful. A number of efforts have been made to characterize
the guard rings by compact modeling of spreading resistance of contacts [38, 49–51].
However, most of the previous work are based on experiments. When a design on
finite-thickness substrate, a feasible and accurate model is still unavailable.
This section presents a novel analytical model of guard rings implemented on finite-
thickness substrates. The aggressor-guard ring-victim layout is modeled using a re-
sistive T network. Equations are proposed to characterize the effects of the layout
parameters on the values of the resistances in the network. The proposed model has
been validated by EM simulations. A test chip in a standard 0.18 µm CMOS process
is also designed for experimental verification. Good agreement between the model and
the measured results is found.
5.3.1 Spreading resistance modeling of contacts and guard rings
In this subsection, the aggressor, guard ring and victim shown in Fig. 5.15 are modeled
using a three-port network as shown in Fig. 5.16.
Rag Rgv
Rgg
Aggressor Victim
Guard ring
Figure 5.16: The proposed resistive T network for the modeling of the P+ guard ring as
shown in Fig.5.15.
The coupling between different ports is assumed to be purely resistive. This assumption
has been widely used and it makes the analysis easier. As shown in Fig. 5.16 the
resistor Rag is used to model the spreading resistance between the aggressor and the
guard ring. The resistor Rgv is used to model the resistance between the guard ring
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and the victim. Rgg is the resistance between the guard ring and the on-chip ground
reference, which results from the none-zero resistivity of the P+ diffusion area and
interconnects. In this section, the equations for calculating Rag and Rgv are presented.
The analysis is firstly conducted on circular contacts and rings since direct analysis
on square contacts is difficult. Then the results are applied to square contacts and
rings using simple transformations. The value of Rgg usually depends on the sheet
resistance of P+ diffusions and interconnects, as well as the layout. Thus a discussion
on the calculation of Rgg for a specific layout is not so informative for other designs
and consequently is not included in this study.
5.3.1.1 Spreading resistance of Rag
This subsection presents the equation of Rag. The spreading resistance of a circular
contact on an infinitely thick substrate is discussed first. Following this the crowding
effects caused by the infinite thickness of practical substrates are discussed and a scaling
factor is proposed as a mean to correct for crowding effects. In the similar way, the
expression for the spreading resistance of guard rings on substrate with finite thickness
is proposed. By combining the results for the circular contact and guard ring, the
equation of Rag is achieved.
Fig. 5.17 (a) shows the typical electric potential field of a circular contact with a radius
of ra on a uniformly doped substrate with infinite thickness. As a current is fed into the
aggressor and collected from the equipotential surface at infinite, confocal ellipsoidal
equipotential surfaces are built around the aggressor. Assuming zero thickness of the
contact, the equipotential surfaces at the distance d from the contact can be expressed
as [52]
V (d) =
Iρ
2ra
[
1− 2
π
arcsin
(
ra
ra + d
)]
, (5.6)
where I is the current flowing into the contact, and ρ is the resistivity of the substrate.
Thus the spreading resistance of the contact is
Ra =
ρ
2ra
[
1− 2
π
arcsin
(
ra
ra + d
)]
. (5.7)
It should be noted that the equation is based on the assumption of an infinite substrate
plane. But this is not the case in practical designs. Fig. 5.17 (b) illustrates the electric
potential field and the current flow when the thickness of the substrate is comparable
to the size of the contact. It can be seen that for the current at the near field, it
is significantly constricted, and the horizontal effect is relatively unobservable. But
the currents at far distances become clearly horizontal and constriction effects are
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Figure 5.17: 3D EM simulation illustrating the typical electric potential field of a circular
contact on (a) an infinite substrate and (b) a substrate with finite thickness.
insignificant. Based on the two different current distributions, the resistance of the
contact is assumed to have two terms characterizing the near and far field resistance,
respectively. The resistance at far field is simply a resistance of a ring disk, and its
expression can be easily derived as
Ra2 =
ρ
2πt
ln
(
d+ 4ra
4ra
)
. (5.8)
It is clear that Eq. (5.8) is zero if the thickness t = ∞. This is reasonable since the
horizontal effect vanishes for an infinite substrate. It is also noticed that Eq. (5.8) is
infinite if t = 0. This also makes sense as there is no path for the current to flow in
this case.
For the near field, the expression of the spreading resistance is proposed as
Ra = K
ρ
2ra
[
1− 2
π
arcsin
(
ra
ra + d
)]
, (5.9)
where the current crowd effects due to the finite thickness substrate is described by the
correction factor K, which has the expression of
K =
t+ ra/α
t
. (5.10)
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Fig. 5.18 shows the value of K and normalized Ra without correction versus t/ra. It
can be seen that the normalized Ra is saturated close to 1 when t is significantly larger
than ra. This means that the effect of the thickness t is insignificant when it is greatly
larger than ra. Thus K should be close to 1 in this case. In addition, Ra without
correction is zero when t = 0. But the real Ra should be infinite since there is no
path for the current to flow horizontally, indicating that K should be infinite to correct
the effect in this case. It is clear that the proposed K has the desired feature, and α
determines the correction level. When α is relatively small, the correction is too much
since K is not close to 1 even though t/ra is high. It also could be an under-correction
when α is relatively big and K is close to 1 even for a small t/ra. In this study, α is
set as 4, so that K ≈ 1.1 when Ra without correction is around 0.8.
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Figure 5.18: The correction factor K and normalized Ra without correction versus t/ra.
Similarly, the electric potential field of a P+ guard ring on an infinite substrate is shown
in Fig. 5.19 (a). It can be seen that the equipotential surfaces around the guard ring is
similar to that of the aggressor at far distances. But at the near field, the equipotential
surfaces become confocal tube surfaces around the strip of the guard ring. Thus a
simplification is proposed as shown in Fig. 5.20 for the manipulable analysis of the
resistance caused by this effects. In Fig. 5.20, the spreading resistance of the guard
ring consists of a near field resistance Rg1 and a far field resistance Rg2. Rg2 has a
similar feature to the spreading resistance of the circular contact, and hence Eq. (5.9)
can be used to calculate Rg2.
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Figure 5.19: The typical electric potential field of a circular P+ guard ring on (a) an
infinite substrate and (b) a substrate with finite thickness.
P-substrate
Guard ring
Aggressor
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Sg2
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ra
rginrg
Figure 5.20: Simplified spreading resistance of the circular guard ring.
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The equation for Rg1 is derived as given below
Rg1 =
ρ
(rg + rgin)π2
ln
(
rg + rgin
rg − rgin
)
. (5.11)
This equation is derived base on an assumption of uniform current distribution in the
near field. With Rg2 given by
Rg2 = K
ρ
2rg
[
1− 2
π
arcsin
(
rg
rg + d
)]
, (5.12)
and
K =
t+ rg/4
t
, (5.13)
the spreading resistance of the guard ring can be found by
Rg = Rg1 +Rg2. (5.14)
It obvious that when rgin = 0 the guard ring becomes a circular contact. In this case
Rg1 is found to be zero in Eq. (5.11), and Rg has the same expression as Ra as expected.
It should be noticed that the current between the aggressor and guard ring is mainly
constricted in the area between them [50]. This area is smaller than that in the case of
standing alone contacts, and the constriction increases the spreading resistance. In this
study, this constricted area is approximated as three fourth of the area for standing
alone contacts. Thus Rag should be 4/3 times higher, and Rag in Fig. 5.16 can then
be given by
Rag =
4
3
(Ra +Rg1 +Rg2). (5.15)
5.3.1.2 Spreading resistance of Rgv
Similar to the simplification in Fig. 5.20, the simplification for Rgv is shown in Fig.
5.21.
P-substrate
Victim
Rv
ra
rgin
rg
Rg1
Guard ring
Figure 5.21: Simplified spreading resistance of the circular guard ring and victim.
Since the victim is inside the guard ring, the resistance Rg2 in Fig. 5.20 is removed.
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Using similar analysis for Rag, the guard ring-to-victim resistance is given as
Rgv = Rv +Rg1, (5.16)
where
Rg1 =
ρ
(rg + rgin)π2
ln
(
rg + rgin
rg − rgin
)
, (5.17)
and
Ra = K
ρ
2ra
[
1− 2
π
arcsin
(
ra
ra + dgv
)]
, (5.18)
and
K =
t+ ra/4
t
. (5.19)
It is noted that the victim and guard ring in this case are confocal and hence there is
no extra current constriction as that in the case of the aggressor and guard ring.
5.3.1.3 Square contacts and guard rings
In practical applications, the aggressor, guard ring and victim are usually in rectangular
shapes. To apply the results of circular contacts and guard rings to square contacts
and guard rings, the square contacts are approximated using circular contacts that
have the same areas. For example, for a square aggressor with a side length of L, it is
approximated as a circular contact with a radius of ra
ra =
L√
π
. (5.20)
For a square guard ring with an inner side length of Lin and an outer side length of
Lout, it is approximated as a circular guard ring with the inner and outer radius of
rg =
Lout√
π
, (5.21)
and
rgin =
Lin√
π
, (5.22)
respectively.
5.3.2 Experiment
A test chip has been fabricated to experimentally verify the proposed model. The test
chip is implemented using a standard 0.18 µm CMOS process. The parameters of the
process are shown in Fig. 5.22. In the process, a 1.5-µm P-well layer is built on a
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Figure 5.22: Cross section view of the 0.18 µm CMOS process used for the test.
300-µm P-substrate. It is noticed that the resistivity of the P-substrate is two orders
higher than that of the P-well layer. Thus the lateral spreading resistance between P+
contacts in the P-well layer is assumed to dominate the total spreading resistance, and
the P-substrate is consequently simplified as open circuit. In this way, the P+ contacts
and guard rings designed using this process can be characterized using the proposed
resistive guard ring model.
The fabricated test chip is shown in Fig. 5.23. It has a P+ contact array and a number
of guard ring test fixtures indicated by dash blocks and labeled with capital letters.
The P+ contact array consists of P+ contact pairs with different distances and sizes.
P+ Contact array 
A B C D
E F G H
I J K L M
O
P
2.6  m 5.0  m 10  m 20  m 40  m 80  m
Figure 5.23: Microphotograph of the test chip.
In the experiment, The resistances of these contacts are measured using DC probes to
verify the model for spreading resistance between rectangular P+ contacts. The test
fixture M has no guard ring, and it is used as a reference. Fixture O and P are the
open and short fixtures for de-embedding. All the contacts in the test fixtures are
square contacts with side length of 20 µm. To use the same sized contacts is due to
the fact that the P+ contact size is usually not a design parameter for substrate noise
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suppression. G-S-G pads are used for both resistance and S parameter measurements.
5.3.2.1 Spreading resistance of P+ contacts
The measured and calculated spreading resistances of P+ contact pairs with different
side lengths and distances are shown in Fig. 5.24.
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Figure 5.24: Measured and calculated resistance of P+contacts versus distance with
different side lengths.
The distance between the contacts is varying from 2.6 µm to 80 µm, and the side length
of the contacts has three different values from 20 µm to 40 µm. From the results, it can
be seen that the calculated results based on the proposed model match the measured
results very well. The relative estimation error is less than 5% for all the results, which
verifies the proposed model for the spreading resistance of P+ contact on finite-thickness
substrates.
5.3.2.2 Aggressor-to-guard ring and guard ring-to-victim resistance
The measured and calculated aggressor-to-guard ring resistance and guard ring-to-
victim resistance of guard rings with varying dgv are shown in Fig. 5.25.
As can be seen from the measured results, Rgv increases as the distance between the
guard ring and the victim is increasing, and Rag decreases since the distance between
the aggressor and the guard ring is decreasing. It is also can be seen that the calculated
results match the measured results well. The relative big estimation error is found in
the results of Rag when dgv is 34.72 µm. In this case the guard ring is very close to the
aggressor contact with a distance of 0.28 µm, which is the layout design constrain of
the process. Under this condition, the current flowing from the aggressor to the guard
61
5. SUBSTRATE NOISE SUPPRESSION AND ISOLATION
dgv [ m]
R
a
g
 a
n
d
 R
g
v
[!
]
0 5 10 15 20 25 30 35 40
100
0
200
300
400
50
150
250
350
Measurement
Model
Rag
Rgv
dgv
L 
d
L wg
Figure 5.25: Measured and calculated aggressor-to-guard ring and guard ring-to-victim
resistance versus guard ring-to-victim distance. The parameters used in this case are:
L = 20 µm, d = 40 µm, and wg = 5 µm.
ring is more crowed and results in an increased resistance.
The measured and calculated Rag and Rgv of guard rings with varying aggressor-to-
guard ring distances are shown in Fig. 5.26.
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Figure 5.26: Measured and calculated aggressor-to-guard ring and guard ring-to-victim
resistance versus aggressor-to-guard ring distance. The parameters used in this case are:
L = 20 µm, dgv = 0.28 µm, and wg = 5 µm.
An excellent agreement is found between the calculated results and the measured re-
sults. It also can be seen that Rag increases as dag is increasing, and a saturation
effect can be observed in longer distances. The measured and calculated Rgv is almost
constant, and the value is around 25 Ω. This is because that the guard ring is close to
the victim (dgv = 0.28 µm), and the layout of the guard ring and victim is kept as the
same for all the fixtures in this test.
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The guard rings designed with varying wg are also investigated. The measured and
calculated Rag and Rgv are shown in Fig. 5.27. It can be seen that Rag decreases as
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Figure 5.27: Measured and calculated aggressor-to-guard ring and guard ring-to-victim
resistance versus guard ring width. The parameters used in this case are: L = 20 µm,
dgv = 0.28 µm, and d = 40 µm.
the guard ring is wider and approaching the aggressor. Rgv is decreasing slightly as the
wg is increasing. But it is still almost constant since the distance of the guard ring and
victim is kept as the same in this test. A relative big estimation error is found when
the guard ring width is 39.44 µm. In this scenario, the guard ring is very close to the
aggressor (dag = 0.28 µm), which is similar to the case in Fig. 5.25.
The guard ring-to-ground (ground pads of the G-S-G pads) resistances are also mea-
sured, and the values are given in Table 5.1. To verify the proposed model in terms
of substrate noise suppression versus frequency, the S parameters of the guard ring
test fixtures are measured. S parameters calculated using the proposed T-network
with measured Rgg, calculated Rag and Rgv are also provided and compared with the
measured results.
Fig. 5.28 shows the measured and calculated S21-magnitudes of the reference fixture
and guard rings with varying guard ring width.
It can be seen that the calculated results based on the proposed model match the mea-
sured results very well at frequencies below 200 MHz. Stronger coupling in the guard
ring fixtures is observed at higher frequencies. This is mainly due to the parasitical
capacitances between the aggressor, guard ring and victims, which are not included in
this model. A decreased coupling in the reference fixture is observed at higher frequen-
cies. This is mainly due to the aggressor-to-ground and victim-to-ground capacitances.
It can be seen that the noise suppression decreases drastically when the guard ring is
wide and close to the aggressor. This is because the Rag decreases significantly when
the guard ring is close to the aggressor. The results indicate that a wide guard ring
does not improve the noise suppression and that a wider guard ring will only result in
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Figure 5.28: Measured and calculated S21-magnitudes versus frequency with varying
guard ring width. The parameters used in this case are: L = 20 µm, dgv = 0.28 µm, and
d = 40 µm.
Table 5.1: Measured and calculated resistances
A B C D E F G H I J K L
Rag-measured [Ω] 66.3 66.9 70.3 267.4 230.6 343.8 68.7 209.8 379.5 338.4 226.3 67.5
Rag-calculated [Ω] 26.8 29.8 46.2 265.6 211.5 325.4 38.1 202.8 375.5 328.0 215.8 30.8
Rgv-measured [Ω] 25.1 25.1 24.9 25.3 25.2 25.1 25.1 72.3 24.6 72.4 161.9 213.7
Rgv-calculated [Ω] 19.0 20.0 28.4 28.4 20.0 24.2 24.2 90.3 28.4 90.3 168.9 217.4
Rgg-measured [Ω] 0.58 0.59 0.92 1.25 0.63 0.93 0.63 1.75 1.10 1.86 2.67 1.26
wasted area.
The guard rings with varying guard ring-to-victim distances are also investigated. The
measured and calculated S parameters are shown in Fig. 5.29.
Apart from the good agreement between the measured and calculated results at fre-
quencies lower than 200 MHz, it also can be seen that the coupling strength increases
when the distance between the guard ring and victim increases. This indicates that
the guard ring should be put close to the victim to achieve a best suppression of the
substrate noise.
Fig. 5.30 shows the measured and calculated S parameters of guard rings with varying
aggressor-to-guard ring distances. A clear enhancement of the suppression level can
be seen as the aggressor-to-guard ring distance is increasing. But the enhancement is
saturated for longer distances, which is consist with the saturated aggressor-to-guard
ring resistance shown in Fig. 5.26.
The measured and calculated S parameters of guard rings with varying guard ring
width and aggressor-to-victim distances are shown in Fig. 5.31.
It can be seen that the suppression level is close to each other even though the guard
ring widths are drastically different. And the feature is accurately predicted by the
calculated results based on the proposed model.
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Figure 5.29: Measured and calculated S21-magnitudes versus frequency with varying
guard ring-to-victim distances. The parameters used in this case are: L = 20 µm, wg =
5 µm, and d = 40 µm.
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Figure 5.30: Measured and calculated S21-magnitudes versus frequency with varying
aggressor-to-guard ring distances. The parameters used in this case are: L = 20 µm,
wg = 5 µm, and dgv = 0.28 µm.
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Figure 5.31: Measured and calculated S21-magnitudes versus frequency with varying
aggressor-to-guard ring distances and varying guard ring width. The parameters used in
this case are: L = 20 µm, dag = 0.28 µm, and dgv = 0.28 µm.
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In the experiment, it can be seen that all the calculated results match the measured
results for frequencies below 200 MHz. Since the major part of the substrate noise
in most cases are located at the frequencies lower than a few hundreds MHz [11, 36],
the proposed resistive guard ring model would be sufficient for most common practical
applications. Based on the proposed model some rules of thumb for the design of guard
rings with desired noise suppression level and miniaturized chip area can be concludes
as below:
It is unnecessary to use a very wide guard ring. In fact a wide guard ring has the risk
of even decreased noise suppression. The guard ring should be put close to the victim
even as close as what the layout design constrain defines. A higher suppression can be
achieved by moving the aggressor away from the victim and guard ring, but the benefit
is saturated for long distances.
By assuming an achievable guard ring-to-ground resistance, a guard ring can be de-
signed based on the proposed model to have the desired noise suppression performance.
Since a zero Rgg is the prefect case, a relative big value should be used to have some
margin. For example, an assumption of 1 Ω is much better than 10 mΩ since the later
one is difficult to achieve and there might be no margin for the design.
5.4 Conclusion
This chapter presents an active suppression technique for reduce switching noise in
mixed-signal ICs. The technique is based on an active section, which generates extra
switching currents with desired relative delays, pulse widthes and magnitudes. The
proposed method has the following advantages in nature compared to prior art.
• Lower cost. The chip area needed using this method is expected to be significantly
less than when using simple physical separation. In addition, unlike deep N well
isolation techniques, no extra processes are need to implement this method. All
these factors make the proposed method a lower cost solution for substrate noise
suppression.
• Wider applicable frequency band. Different from the architectures use in the
conventional active cancelation methods, the proposed method does not modify
the propagation path of the substrate noise. Thus the limited frequency band in
conventional methods is not an issue in this method. Furthermore, the mechanism
of the active cancelation section is as the same as the switching mechanism of
ordinary digital circuit. Hence, this method is valid up to gigahertz frequencies.
• The cancelation is global for the whole chip. The active cancelation in this method
is done at the source. Thus the benefit of the cancelation is available at any
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location on the chip. This also eliminates the dependence on the specific layout
in conventional methods.
• Higher potential of integration into standard IP cells. The conventional methods
of active cancelation are analog circuits, and they are strictly based on the specific
layout of the mixed-signal chip. Therefore those methods can not be applied until
the layout of the chip is given, which degrades its potential to be integrated into
standard IP cells. On the contrary, the active cancelation circuits in this proposal
are digital circuits, and its cancelation is global for the entire chip. Thus it can
be easily integrated into standard IP cells.
This chapter also presents a novel modeling method of guard rings on finite-thickness
substrates. It provides a simple yet accurate prediction of Rag and Rgv of guard rings
with different layout topologies, which is helpful to estimate the noise suppression level
of the guard ring and optimize the layout. The model has been validated by both EM
simulations and experiments. It has been shown that this model works perfectly at
frequencies of hundreds of MHz, where has the most severe substrate noises in common
practical applications.
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Chapter 6
Conclusion
When realizing SoCs for modern wireless applications, sensitive analog/RF circuits have
to be integrated on the same chip with the digital blocks. However, these mixed-signal
circuits could suffer interferences from each other. One of the most severe interferences
is the impact of digital blocks on sensitive analog/RF circuits. The switching noise
generated in digital blocks plays the role of a noise source. The generated noise can
easily propagate to the sensitive analog/RF circuits through substrate and intercon-
nects, and deteriorate their performance. This work focuses on four aspects of the
substrate noise issues, the measurement, impact evaluation, modeling, and suppression
of substrate noise. Efforts have been invested to derive an analytical switching noise
model for simple digital circuit and a statistical model for large scale digital blocks.
In addition, an active suppression technique for reducing switching noise in digital cir-
cuits is also proposed. A compact guard ring model for P+ guard rings is proposed and
verified by experimental results. To support the verifications of the proposed substrate
noise model and noise suppression techniques, wide band substrate noise measurement
fixture has been proposed. This chapter summarizes the results and contributions, as
well as provides suggestions regarding the future work in this field.
Chapter 2 presents a passive fixture suitable for the measurement of substrate noise in
lightly doped substrates within the UWB frequency band. The effects of the distance-
based substrate resistance and the capacitive coupling between the substrate and the
ground are evaluated through measurement. An equivalent circuit model of the mea-
surement fixture is presented and measurement validation shows a good fit. The sim-
ulated and measured results show that this measurement fixture is able to provide
reliable measurements over the UWB frequency band from 3 to 10 GHz. Furthermore,
obvious effects of capacitive coupling are observed over 45 MHz-3 GHz. An improved
fixture is proposed to reduce the capacitive coupling effects between the substrate and
the ground of the measurement setup. Experimental results show that the improved
measurement fixture offers a flat S21-magnitude response from DC to 10 GHz, which
makes the improved measurement fixture suitable for the measurement of substrate
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noise in such a wide frequency band.
Chapter 3 experimentally evaluates the impact of substrate noise on an UWB LNA.
Measurements show that the substrate noise can be significantly higher than the noise
floor in the UWB band, and that the magnitude of the substrate noise is proportional
to clock frequencies. It is also observed that intermodulation components are generated
in addition to the directly coupled substrate noise. Due to the in-band harmonics of
the substrate noise, the noise figure of the UWB LNA is drastically deteriorated.
Chapter 4 presents two modeling methods for switching noise in both small and large
scale digital circuits. The novel analytical model for simple digital circuit, the GAP
model, provides a detailed understanding of the generation and propagation of switching
noise in lightly doped CMOS technologies. The spectral envelope of the switching
noise can be easily predicted using the proposed model. Closed-form expressions for
calculating the parameters in the conventional triangular model are also provided. The
model is validated by both SPICE simulations and measurement results from a test chip
fabricated in a lightly doped CMOS process. Good agreement is found between the
model and simulations as well as measurement results. With this model, the simulations
needed when using traditional approaches can be avoided. This can help to achieve a
scalable analytical switching noise model for digital blocks. This model especially holds
the advantage for estimating the switching noise when big size buffers are dominating
the noise generation. In addition to the GAP model, an equivalent multi-path coupling
model is proposed to characterize the switching noise in large scale synchronized digital
circuits. This model is capable of achieving fast results since analysis can be easily done
using Monte Carlo simulation in Matlab.
Chapter 5 presents a novel active suppression technique for substrate noise in mixed-
signal ICs. The analytical modeling of guard rings for substrate noise isolation in lightly
doped substrates is also presented. The proposed method has the advantages of wide
applicable frequency band, global noise reducing and higher potential of integration into
standard IP cells, compared with previous methods. This chapter also presents a novel
modeling method of guard rings on finite-thickness substrates. It provides a simple
yet accurate prediction of Rag and Rgv of guard rings with different layout topologies,
which is helpful to estimate the noise suppression level of the guard ring and optimize
the layout. The model has been validated by experiments. It has been shown that this
model works perfectly for frequencies up to a few hundreds of MHz. This frequency
range has been shown to have the most severe substrate noises in common practical
applications.
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A measurement fixture for characterizing the substrate noise over the UWB frequency
band has been proposed. The fixture is based on modified ground-signal-ground (GSG)
pads. In addition, the effects of the parasitic capacitive coupling between the substrate
and the ground of the measurement setup are evaluated and removed in an improved
version of the fixture. From the measurement results the presented fixture is shown to
provide a measurement band from DC to 10 GHz.
Experimental impact evaluations of substrate noise on wide band mixed-signal ICs have
been carried out using a 1-5 GHz UWB LNA and a noisy digital circuit both imple-
mented on the same substrate. This evaluation revealed the significant performance
deterioration of the UWB LNA due to substrate noise issues. The results clearly in-
dicate the need for a good understanding of the generation and propagation of the
substrate noise, as well as the need of effective approaches for reducing the substrate
noise in wide band mixed-signal ICs. To the author’s best knowledge, no similar work
has been presented before and the presented results deliver useful information for wide
band mixed-signal IC designers.
A novel analytical model describing the generation and injection of switching noise in
lightly doped substrates. The model provides closed-form expressions for the switching
noise, which is accomplished by approximating the switching current waveform using
a Gaussian pulse (GAP) function and simplifying the transfer function describing the
coupling between the switching current source and substrate. The proposed model is
scalable and easy to implement. Satisfactory agreement is found between the proposed
model and measurement results based on a test chip implemented using a standard
CMOS process.
A novel compact model of guard rings on lightly doped substrates has been proposed.
This model requires no fitting factors and it is easy to use. This is accomplished by
modeling the aggressor-guard ring-victim layout using a resistive T-network. Closed-
form expressions for calculating the spreading resistances in the network are proposed.
The model can accurately characterize the effects of the layout parameters on the noise
isolation performance of the guard ring, which is useful for noise isolation enhancement
or chip area miniaturization. A test chip using a standard 0.18 µm CMOS process
has been fabricated for experimental verification, and an excellent agreement has been
found between the model and the measured results.
A spectrum shaping technique has been proposed and preliminarily verified by mathe-
matic analysis and SPICE simulations. In the proposed technique, an active spectrum
shaping section is used to generate extra switching currents to modify the shape of the
original switching noise in both time domain and frequency domain. The time delays
of these switching currents relative to the original switching current are realized by
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controllable delay lines with high accuracy. The pulse widths and magnitudes of the
switching currents are also controllable. By manipulating the extra switching currents,
the spectrum of the total switching noise can be shaped to have a suppressed mag-
nitude at desired frequencies. Thanks to the fine-controlled delay lines, the proposed
technique is robust to mismatches of magnitudes and time delays. In addition, since
this technique needs no information from the substrate or layout, it holds the promis-
ing potential, for the first time, to achieve the implementation of IP cells with locally
suppressed switching noise.
6.2 Future work
While novel techniques for modeling, suppression and measurement of substrate noise
have been developed, there remain some issues outside the scope of this research work
that may be of interest for future investigation.
Firstly, the switching noise model presented in this dissertation has covered only the
CMOS on lightly doped substrate technology. While satisfactory results have been
achieved for this technology, it would be interesting to evaluate the proposed techniques
on heavily doped substrate with lightly doped epitaxial layer, silicon-on-insulator (SOI),
and other technologies.
Secondly, the proposed active suppression technique could potentially be integrated in
the design of IP cells. In this way, the substrate noise can be reduced at the very
beginning of the entire design flow by setting specific design parameters in the IP cell
generation. While preliminary results have been obtained to support the proposed
technique, comprehensive experiments would be preferred to provide more solid verifi-
cation proves. It would be interesting to apply the proposed technique into a number
of typical IP cells and observe the performance.
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